Fishing – trapping – and vermin destroying
Patent
1991-07-30
1994-06-07
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437101, 437233, 257 66, 257 72, H01L 2904, H01L 29784
Patent
active
053189191
ABSTRACT:
A manufacturing method of a thin film transistor, wherein a laminated body consisting of an intrinsic amorphous silicon layer and a conductive amorphous silicon layer is formed on a glass substrate, and annealed at low temperatures not higher than 600.degree. C. thereby obtaining a polycrystalline silicon film. The conductive amorphous silicon layer gives girth to a core for polycrystallization, and therefore the intrinsic amorphous silicon layer is easily recrystallized by annealing at low temperatures.
REFERENCES:
patent: 4317686 (1982-03-01), Anand et al.
patent: 4463492 (1984-08-01), Maeguchi
patent: 4753895 (1988-06-01), Mayer et al.
patent: 4775641 (1988-10-01), Duffy et al.
patent: 4904611 (1990-02-01), Chiang et al.
patent: 4954454 (1990-09-01), Kobushi et al.
patent: 5102813 (1992-04-01), Kobayashi et al.
Low Temperature Polysilicon TET with Two-Layer Gate Insulator Using Photo-GVD and APCVD SiO.sub.2, IEEE Electron Device Letters vol. 9, No. 6, Jun. 1988.
Japan J. Appl. Phys. vol. 21, No. 6, Jun., 1982, pp. L381-L383.
Ishida Satoshi
Iwata Hiroshi
Noguchi Shigeru
Sano Keiichi
Burstyn Harold L.
Morrison Thomas R.
Sanyo Electric Co,. Ltd.
Wilczewski Mary
LandOfFree
Manufacturing method of thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method of thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method of thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-792444