Synchronized semiconductor memory

Details Synchronized semiconductor memory Synchronized semiconductor memory

1995-10-02

1996-12-03

Nguyen, Tan T.

Static information storage and retrieval

Addressing

Sync/clocking

36518901, 36523001, 36518908, G11C 11407

Patent

active

055815120

ABSTRACT:
A synchronized semiconductor memory device comprising a memory cell array, an address input circuit, an address set circuit, a command input circuit, a data reading/writing control circuit, a data output circuit, a data input circuit, a clock input circuit, an internal clock generating circuit, an internal clock timing control circuit. The clock input circuit comprises first and second clock input circuits, and the internal clock generating circuit comprises a first internal clock generating circuit receiving a clock information from the first clock input circuit, for generating a fist reference internal clock signal controlling the address input circuit, the address set circuit, the command input circuit, the data reading/writing control circuit, the data output circuit and the data input circuit, and a second internal clock generating circuit receiving a clock information from the second clock input circuit, for generating a second reference internal clock signal controlling only the data output circuit.

REFERENCES:
patent: 4970693 (1990-11-01), Nozaki et al.
patent: 5335206 (1994-08-01), Kawamoto
patent: 5414672 (1995-05-01), Ozeki et al.
patent: 5475646 (1995-12-01), Ogihara

Affiliated with

Also associated with

Rating

Synchronized semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronized semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronized semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-791110