High-performance pipelined central processor for predicting the

Details High-performance pipelined central processor for predicting the High-performance pipelined central processor for predicting the

1988-06-27

1992-08-04

Lee, Thomas C.

Boots, shoes, and leggings

3642628, 3642624, 3642758, 3642631, 364DIG1, G06F 922

Patent

active

051366967

ABSTRACT:
A pipelined central processor capable of executing both single-cycle instructions and multicycle instructions is provided. An instruction fetch stage of the processor includes an instruction cache memory and a prediction cache memory that are commonly addressed by a program counter register. The instruction cache memory stores instructions of a program being executed and microinstructions of a multicycle instruction interpreter. The prediction cache memory stores interpreter call predictions and interpreter entry addresses at the addresses of the multicycle intructions. When a call prediction occurs, the entry address of the instruction interpreter is loaded into the program counter register on the processing cycle immediately following the call prediction, and a return address is pushed onto a stack. The microinstructions of the interpreter are fetched sequentially from the instruction cache memory. When the interpreter is completed, the prediction cache memory makes a return prediction. The return address is transferred from the stack to the program counter register on the processing cycle immediately following the return prediction, and normal program flow is resumed. The prediction cache memory also stores branch instruction predictions and branch target addresses.

REFERENCES:
patent: 4179731 (1979-12-01), Yamazaki
patent: 4200927 (1980-04-01), Hughes
patent: 4370711 (1983-01-01), Smith
patent: 4399507 (1983-08-01), Cosgrove
patent: 4454580 (1984-06-01), Page
patent: 4477872 (1984-10-01), Losq
patent: 4494187 (1985-01-01), Simpson
patent: 4494188 (1985-01-01), Nakane
patent: 4498136 (1985-02-01), Sproul, III
patent: 4583162 (1986-04-01), Prill
patent: 4679141 (1987-07-01), Pomerene
patent: 4750112 (1988-06-01), Jones
patent: 4760519 (1988-07-01), Papworth
patent: 4764861 (1988-08-01), Shibuya
patent: 4777587 (1988-10-01), Case
patent: 4819234 (1989-04-01), Huber
patent: 4847753 (1989-07-01), Matsuo
patent: 4853840 (1989-08-01), Shibuya
patent: 4860197 (1989-08-01), Langendorf
patent: 4860199 (1989-08-01), Langendorf
patent: 4872109 (1989-10-01), Horst
patent: 4942520 (1990-07-01), Langendorf
A. Bandyopadhyay, "Combining both Micro-code & Hardwired Cont. in RISC", Comp. Arch. News, Sep. 1987, pp. 11-15.
D. S. Coutant et al, "Compilers for the New Generation of H-P Computers", H-P Journal, Jan. 1986, pp. 4-19.
R. D. Bernal, "Putting RISC Eff. to Work in CISC Arch.", VLSI Systems Des., Sep. 1987, pp. 46-51.
J. C. Circello, "Des. of the Edge 1 Supermini-comp.", VLSI Systems Des., May 1986, pp. 22-28.
J. Cho et al, "The Memory Arch. & the Cache & Mem. Mgmt. Unit . . . ", U. of Cal. Report #UCB/CSD 86/289, p. 5.
"4.2.2 Branch Target Cache", author and date unknown.

Affiliated with

Also associated with

Rating

High-performance pipelined central processor for predicting the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance pipelined central processor for predicting the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance pipelined central processor for predicting the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-786010