Multiple processor system having shared memory with private-writ

Details Multiple processor system having shared memory with private-writ Multiple processor system having shared memory with private-writ

1988-12-13

1990-10-23

Zache, Raulfe B.

Boots, shoes, and leggings

3642281, 3642283, G06F 1516

Patent

active

049657178

ABSTRACT:
A computer system in a fault-tolerant configuration employs multiple identical CPUs executing the same instruction stream, with multiple, identical memory modules in the address space of the CPUs storing duplicates of the same data. Memory references. The multiple CPUs are loosely synchronized, as by detecting events such as memory references and stalling any CPU ahead of others until all execute the function simultaneously; interrupts can be synchronized by ensuring that all CPUs implement the interrupt at the same point in their instruction stream. Memory references by the multiple CPUs are voted by each of the memory modules. A private-write area is included in the shared memory space in the memory modules to allow functions such as software voting of state information unique to CPUs. All CPUs write state information to their private-write area, then all CPUs read all the private-write areas for functions such as detecting differences in interrupt cause or the like.

REFERENCES:
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4667287 (1990-05-01), Allen et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4783731 (1988-11-01), Miyazaki et al.
patent: 4783733 (1988-11-01), Greig et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4794601 (1988-12-01), Kikuchi
Daniel Davies and John Wakerly; "Synchronization and Matching in Redundant Systems"; IEEE Trans. on Computers; Jun. 1978; pp. 531-539.
Yoneda, Suzuoka and Tohma; "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems"; IEEE Trans. on Computers; 1985; pp. 246-251.
Stephen R. McConnel and Daniel P. Siewiorek; "Synchronization and Voting"; IEEE Trans. on Computers; Feb. 1981; pp. 161-164.
T. Basil Smith; "High Performance Fault Tolerant Real Time Computer Architecture"; IEEE Trans. on Computers; 1986; pp. 14-19.
Charles B. Weinstock; "SIFT: System Design and Implementation"; IEEE Trans. on Computers; 1980; pp. 75-77.
Steven G. Frison and John H. Wensley; "Interactive Consistency and Its Impact on the Design of RMR Systems"; IEEE Trans. on Computers; 1982; pp. 228-233.
Albert L. Hopkins, Jr.; "A Fault-Tolerant Information Processing Concept for Space Vehicles"; IEEE Trans. on Computers; Nov. 1971; pp. 1394-1403.
J. R. Sklaroff, "Redundancy Management Technique for Space Shuttle Computers"; IBM J. Res. Develop.; pp. 20-28.
F. Kilmer, L. Killingbeck and J. Viskne; "Comparison of Synchronization Techniques for Redundant Computer Sets"; IBM Federal Systems Division Electronics Systems; Mar. 22, 1974.
Philip H. Enslow, Jr.; "Multiprocessors and Parallel Processing"; Copyright 1974 by John Wiley & Sons, Inc.; pp. 28-33.
"Eternity Series System Summary"; Copyright 1984 Tolerant Systems.
"Computer System Isolates Faults"; Special Report on Minicomputer Systems--Reprint--Computer Design--Nov. 1983.
"NCR 9800 System Series-Technical Overview", Copyright 1986 NCR Corporation.
BiiN 60 System Technical Overview.

Affiliated with

Also associated with

Rating

Multiple processor system having shared memory with private-writ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple processor system having shared memory with private-writ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple processor system having shared memory with private-writ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-771247