Boots – shoes – and leggings
Patent
1993-01-04
1997-06-10
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 364490, 364148, G06F 1500
Patent
active
056382928
ABSTRACT:
A method for automatically optimizing cell placement on a chip using many processors. In the method, the chip is divided into first regions along a first direction. In each first region, a cell is moved in only one direction, which is perpendicular to the first direction. This operation for each first region is executed at the same time by each processor. After an evaluation function is calculated for each first region, the optimized evaluated value for each first region is stored in a memory in each processor. Next, the chip is divided into second regions along a second direction which is vertical to the first direction. The second regions are moved in only one direction which is perpendicular to the second direction. In the same manner that the first regions are processed, the second regions are similarly processed. Thus, an optimizing cell placement can be obtained.
REFERENCES:
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 4964057 (1990-10-01), Yabe
patent: 4969116 (1990-11-01), Wada et al.
patent: 5144563 (1992-09-01), Date et al.
patent: 5159682 (1992-10-01), Toyonaga et al.
patent: 5164907 (1992-11-01), Yabe
patent: 5191542 (1993-03-01), Murofushi
patent: 5200908 (1993-04-01), Date et al.
patent: 5208759 (1993-05-01), Wong
patent: 5224057 (1993-06-01), Igarashi et al.
patent: 5267176 (1993-11-01), Antreich et al.
patent: 5416720 (1995-05-01), Fukui
patent: 5485396 (1996-01-01), Brasen et al.
IEEE Design & Test of Computers, Oct. 1987, F. Darema, et al., pp. 19-27, "Multipurpose Parallelism for VLSI CAD on the RP3".
IEEE Transactions on Computer-Aided Design, vol. CAD-2, No. 1, Jan. 1983, K. Ueda, et al., pp. 39-47, "A Parallel Processing Approach for Logic Module Placement".
Kumar et al, "Parallel Placement on Reduced Array Architecture," IEEE, pp. 121-127.
Upton et al, "Integrated Placement for Mixed Macro Cell and Standard Cell Designs," IEEE, 1990, pp. 32-35.
Bowler Alyssa H.
Davis Walter D.
Kabushiki Kaisha Toshiba
LandOfFree
Method for automatically optimizing cell placement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for automatically optimizing cell placement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for automatically optimizing cell placement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-770191