Paging register for memory devices

Details Paging register for memory devices Paging register for memory devices

1983-04-22

1986-09-23

Thomas, James D.

Boots, shoes, and leggings

G06F 1206

Patent

active

046139532

ABSTRACT:
An addressing and control system for a mass memory which is partitioned into selectable pages of individually specified size. The invention generates a composite address for the mass memory so that a microcomputer of limited address size can access the mass memory by individually specified page. One circuit implementation utilizes a register to latch page size and selection information for subsequent combination with address information to generate a full address for the mass memory. In that situation, the size register multiplexes the address bus information and page selection information to maintain correspondence between the specified size of the page and the total addressing bits available. In another form, the invention provides for supplementing the number of address bus bits with bits transmitted over the data bus to extend the bit length of the address used to access the mass memory.

REFERENCES:
patent: 3821715 (1974-06-01), Hoff et al.
patent: 4037211 (1977-07-01), Ikuta
patent: 4340932 (1982-07-01), Bakula
patent: 4346441 (1982-08-01), Plank
patent: 4374417 (1983-02-01), Bradley
patent: 4383296 (1983-05-01), Sander
patent: 4403283 (1983-09-01), Myntti

Affiliated with

Also associated with

Rating

Paging register for memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Paging register for memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Paging register for memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-769659