Hardware arrangement for fast fourier transform having improved

Details Hardware arrangement for fast fourier transform having improved Hardware arrangement for fast fourier transform having improved

1993-05-24

1995-07-04

Envall, Jr., Roy N.

Boots, shoes, and leggings

G06F 1500, G06F 1540

Patent

active

054306671

ABSTRACT:
A hardware arrangement for a fast Fourier Transform includes, an arithmetic unit for executing said fast Fourier Transform, a data memory for storing data to be executed and storing results thereof, and an address generator for generating addresses to be applied to said data memory. The hardware arrangement further is provided with a bit rotation circuit coupled to receive each of said addresses. The circuit rotates a predetermined number of lower bits of each of said addresses such as to locate the least significant bit at the upper bit position of said predetermined number of lower bits and shift the remaining bits towards the least significant bit by one.

REFERENCES:
patent: 4393457 (1983-07-01), New
patent: 5091875 (1992-02-01), Wong et al.
patent: 5095446 (1992-05-01), Jingu
patent: 5224063 (1993-06-01), Matsunaga
Academic Press, Inc., Handbook of Digital Signal Processing--Chapter 7, "Fast Fourier Transforms", by Douglas F. Elliott, pp. 527-559, 1987.

Affiliated with

Also associated with

Rating

Hardware arrangement for fast fourier transform having improved does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware arrangement for fast fourier transform having improved , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware arrangement for fast fourier transform having improved will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-765588