Method and circuit for demultiplexing digital signals capable of

Details Method and circuit for demultiplexing digital signals capable of Method and circuit for demultiplexing digital signals capable of

1992-03-13

1995-01-17

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

375118, H04J 306

Patent

active

053831896

ABSTRACT:
The present invention provides a method and circuit for demultiplexing digital signals which generates no errors even when destuffing jitters are heavy. A buffer memory performs digital smoothing of the jitters which are periodically generated in lower order signals demultiplexed from higher order signals by a demultiplexing circuit. An analog IC performs resmoothing of the lower order signals which have been smoothed by the buffer memory, and thereafter performs digital/analog conversion thereof and outputs the lower order signals which have no jitters, through a transformer.

REFERENCES:
patent: 4429386 (1984-01-01), Graden
patent: 5014271 (1991-05-01), Fujimoto et al.
patent: 5067126 (1991-11-01), Moore
patent: 5124977 (1992-06-01), Kozaki et al.
AT&T, Preliminary Data Sheet of "T7290 DS1/T1/CEPT Line Interface", (Sep. 1990) pp. 1-20.

Affiliated with

Also associated with

Rating

Method and circuit for demultiplexing digital signals capable of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for demultiplexing digital signals capable of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for demultiplexing digital signals capable of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-752506