Direct memory access controller for handling cyclic execution of

Details Direct memory access controller for handling cyclic execution of Direct memory access controller for handling cyclic execution of

1994-02-01

1995-08-01

Gossage, Glenn

Boots, shoes, and leggings

364DIG1, 3642423, 364425, 395848, G06F 1328

Patent

active

054386659

ABSTRACT:
A direct memory access controller coupled to a system bus of a system for controlling data transfers through a channel includes the following. A request handler receives a transfer request generated by a device connected to the system bus. A transfer control information register stores transfer control information used for obtaining transfer control information necessary for executing the data transfer by a next transfer request supplied from the request handler. A temporary register stores the transfer control information necessary for processing the next transfer request. A transfer control information setting circuit generates the transfer control information necessary for processing the next transfer request on the basis of the transfer control information registered in the transfer control information register during the data transfer by the present transfer request and then renewing the transfer control information and-temporary registers with the generated transfer control information. A transfer execution circuit executes the actual data transfer through the system bus in accordance with the transfer control information registered in the temporary register, which is output to the system bus therefrom.

REFERENCES:
patent: 4354225 (1982-10-01), Frieder et al.
patent: 4387433 (1983-06-01), Cardenia et al.
patent: 4481578 (1984-11-01), Hughes et al.
patent: 4530053 (1985-07-01), Kriz et al.
patent: 4558417 (1985-12-01), Akiyama
patent: 4665482 (1987-05-01), Murray, Jr. et al.
patent: 4713750 (1987-12-01), Damouny et al.
patent: 4782439 (1988-11-01), Borkar et al.
patent: 4797809 (1989-01-01), Sato et al.
patent: 4797812 (1989-01-01), Kihara
patent: 4797851 (1989-01-01), Suzuki
patent: 4805097 (1989-02-01), De Sanna
patent: 4821185 (1989-04-01), Esposito
patent: 4847750 (1989-07-01), Daniel
patent: 4912632 (1990-03-01), Gach et al.
patent: 5018098 (1992-05-01), Taniai et al.
patent: 5093910 (1992-03-01), Tulpule et al.
patent: 5119487 (1992-06-01), Taniai et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 2, Jul. 1984 "Random-Access Memory Based Direct Memory Access", by J. P. Shaughnessy.
IBM Technical Disclosure Bulletin, vol. 28, No. 4, Sep. 1984 "Multi-Microprocessor Data Delivery System".

Affiliated with

Also associated with

Rating

Direct memory access controller for handling cyclic execution of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access controller for handling cyclic execution of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access controller for handling cyclic execution of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-739498