Output buffer circuit

Details Output buffer circuit Output buffer circuit

1991-03-27

1992-09-15

Mis, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307572, H03K 1716, H03K 17687

Patent

active

051480565

ABSTRACT:
An output buffer circuit is disclosed that has optimized ground bounce characteristics while maintaining low propagation delay. The output buffer may be incorporated within an integrated circuit and may be embodied in either inverting or non-inverting and in either enabling and non-enabling configurations. The output buffer circuit includes a feedback means coupled to the output terminal of the output buffer and to a pull-down transistor. The feedback means provides a feedback voltage to the gate of the pull-down transistor to regulate the derivative of source current with respect to time. The feedback means includes a pair of field effect transistors and either an inverter gate or a NOR gate coupled across one of the feedback field effect transistors.

REFERENCES:
patent: 4605870 (1986-08-01), Dansky et al.
patent: 4678940 (1987-07-01), Vasseghi et al.
patent: 5028817 (1991-07-01), Patil
patent: 5028818 (1991-07-01), Go Ang et al.
patent: 5047669 (1991-09-01), Iwamura et al.

Affiliated with

Also associated with

Rating

Output buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-738394