Static information storage and retrieval – Floating gate – Particular biasing
Patent
1998-10-27
2000-03-21
Nguyen, Tan T.
Static information storage and retrieval
Floating gate
Particular biasing
36518519, 36518528, 36518529, G11C 1600
Patent
active
060409940
ABSTRACT:
A method for writing in an electrically erasable and programmable non-volatile memory (EEPROM, Flash EEPROM) includes keeping a gate of a selection transistor at its maximum value for the erasure or programming of a memory cell, so long as the potential at a drain or source of the transistor is not zero or at a very low level. This increases the lifetime of the selection transistors.
REFERENCES:
patent: 4912749 (1990-03-01), Maruyama et al.
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 5040147 (1991-08-01), Yosnizawa et al.
patent: 5218568 (1993-06-01), Lin et al.
patent: 5251169 (1993-10-01), Josephon
patent: 5363330 (1994-11-01), Kobayashi et al.
patent: 5912842 (1999-06-01), Chang et al.
patent: 5949709 (1999-09-01), Birnie
Galanthay Theodore E.
Nguyen Tan T.
STMicroelectronics S.A.
LandOfFree
Method for writing in an electrically modifiable non-volatile me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for writing in an electrically modifiable non-volatile me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for writing in an electrically modifiable non-volatile me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-735504