Patent
1995-12-21
1998-01-20
Swann, Tod R.
395403, G06F 1200
Patent
active
057109052
ABSTRACT:
A cache controller includes a hit determination circuit that is adapted to handle a non-symmetric cache. This hit determination circuit includes symmetric match circuit having a first input port for receiving addresses from a host processor bus and a second input port for receiving a tag entry from a cache tag memory. The symmetric match circuit compares the address to the tag entry and generates a symmetric match signal when there is a match between the address and the tag entry. A non-symmetric circuit that includes a first input port for receiving an address from the host processor bus and a second input port for receiving a predetermined pattern of bits is also provided. The non-symmetric match circuit generates a non-symmetric match signal when the address matches the predetermined pattern. A hit signal generator that is coupled to the symmetric match circuit and a non-symmetric match circuit generates a hit signal which indicates whether or not the current address is stored in the cache memory.
REFERENCES:
patent: 4996641 (1991-02-01), Talgam et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5091850 (1992-02-01), Culley
patent: 5210843 (1993-05-01), Ayers
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5465342 (1995-11-01), Walsh
patent: 5535359 (1996-07-01), Hata et al.
patent: 5548742 (1996-08-01), Wang et al.
patent: 5553258 (1996-09-01), Godiwala et al.
Chow Christopher S.
Cypress Semiconductor Corp.
Swann Tod R.
LandOfFree
Cache controller for a non-symetric cache system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache controller for a non-symetric cache system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache controller for a non-symetric cache system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-732899