Direct memory access method and memory control apparatus

Details Direct memory access method and memory control apparatus Direct memory access method and memory control apparatus

1994-03-10

1995-04-18

Robertson, David L.

G06F 1314, G06F 312

Patent

active

054086159

ABSTRACT:
Address data supplied from a system or the like is output to a storage memory constituting transfer destination and source memories as row and column address from an upper bit side in a normal memory access mode. In only a DMA operation mode, a value obtained by multiplying 2.sup.n with the supplied address value is output to the storage memory as an output address value, and values from "0" to "2.sup.n -1" are sequentially and automatically output to the memory as lower n bits, i.e., lower n bits of a column address. During this interval, the system is requested to prolong one bus cycle. Peripheral sections as objects of DMA transfer have a data buffer corresponding to at least 2.sup.n words. A peripheral section for outputting data to the memory outputs a DMA request after at least 2.sup.n data are present in the buffer. A peripheral section for receiving data from the memory outputs a DMA request when the buffer has an empty area corresponding to at least 2.sup.n data. These peripheral sections are arranged to output or receive 2.sup.n -word data in accordance with a timing signal which is output from an address controller in synchronism with a change in lower n-bit address, thereby performing access in the high-speed page mode.

REFERENCES:
patent: 3914747 (1975-10-01), Barnes et al.
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4561072 (1985-12-01), Arakawa et al.
patent: 4646230 (1987-02-01), Eguchi
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4723223 (1988-02-01), Hanada
patent: 4797812 (1989-01-01), Kihara
patent: 4797851 (1989-01-01), Suzuki
patent: 4829467 (1989-05-01), Ogata
patent: 4849875 (1989-07-01), Fairman et al.
patent: 4891752 (1990-01-01), Fairman et al.

Affiliated with

Also associated with

Rating

Direct memory access method and memory control apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access method and memory control apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access method and memory control apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-73273