Self configuring speed path in a microprocessor with multiple cl

Details Self configuring speed path in a microprocessor with multiple cl Self configuring speed path in a microprocessor with multiple cl

1996-08-08

1997-04-29

Kriess, Kevin A.

Boots, shoes, and leggings

364703, 364700, 364270, 3642703, G06F 752

Patent

active

056258062

ABSTRACT:
A microprocessor having an option to select one of multiple clock frequencies as an internal clock frequency. The microprocessor reconfigures the speed paths of internal function circuit on the basis of a clock selection signal used to select the internal clock frequency. In this manner the minimum number of internal clock cycles are used to carry out the function of the function circuit despite the particular internal frequency selected.

REFERENCES:
patent: 4482983 (1984-11-01), Slechta, Jr.
patent: 4691124 (1987-09-01), Ledzius et al.
patent: 4901267 (1990-02-01), Biman et al.
patent: 4914322 (1990-04-01), Win et al.
patent: 5059318 (1991-10-01), Witt et al.
patent: 5291070 (1994-03-01), Witt
patent: 5349544 (1994-09-01), Wright et al.
patent: 5422835 (1995-06-01), Houle et al.
Peng, "Design of Clocking Schemes in High-Level Synthesis," Microprocessing and Microprogramming, Apr. 31, 1991, pp. 71-74.

Affiliated with

Also associated with

Rating

Self configuring speed path in a microprocessor with multiple cl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self configuring speed path in a microprocessor with multiple cl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self configuring speed path in a microprocessor with multiple cl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-714424