Memory access controller

Details Memory access controller Memory access controller

1984-02-17

1987-05-26

Chan, Eddie P.

Boots, shoes, and leggings

G06F 1300

Patent

active

046690433

ABSTRACT:
The data processing system of the invention comprises a processor, a memory access controller and a memory hierarchy. The memory access controller is placed between the processor and the memory hierarchy and controls access thereto. The memory access controller comprises a cache controller and a translation unit which are connected in parallel to an address bus connected to the processor and by which virtual addresses are transported. The memory access controller supports segments which are unit of sharing the memory, each segment is split up into pages. The memory access controller also supports regions which contain at least one segment. The memory access controller further supports sectors, divided into blocks which are other units of sharing the memory. And the memory access controller is also provided for enabling access with I/O units.

REFERENCES:
patent: 4070706 (1978-01-01), Scheuneman
patent: 4300192 (1981-11-01), Couleur et al.
patent: 4410941 (1983-10-01), Barrow et al.
patent: 4442484 (1984-04-01), Childs, Jr. et al.
patent: 4476526 (1984-10-01), Dodd
patent: 4481573 (1984-11-01), Fukunaga et al.

Affiliated with

Also associated with

Rating

Memory access controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory access controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-707874