Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1993-02-26
1999-09-28
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712 42, G06F 922
Patent
active
059580372
ABSTRACT:
A multi-level identification apparatus and method for providing at least two types of identification information, including a first type for identifying the origin of a microprocessor and the number of levels of identification information available, and a second type for identifying a family, a model, a stepping ID, and features of a microprocessor. The apparatus includes a first memory element for storing an indicia string that identifies the origin of the microprocessor. The apparatus also includes a second memory element for storing other microprocessor ID data including data fields for specifically identifying the microprocessor. The apparatus includes control logic for executing an ID instruction that reads the indicia string or the microprocessor ID data, dependent upon a preselected type. Whichever identification information is read, it is stored in one or more general purpose registers for selective reading by a programmer. The method is available at any time while the microprocessor is operating.
REFERENCES:
patent: 4167779 (1979-09-01), Sullivan et al.
patent: 4853844 (1989-08-01), Kono
patent: 4866769 (1989-09-01), Karp
patent: 4964074 (1990-10-01), Suzuki et al.
patent: 4967346 (1990-10-01), Freidin
patent: 4970640 (1990-11-01), Beardsley et al.
patent: 4974191 (1990-11-01), Amirghodsi et al.
patent: 5113518 (1992-05-01), Durst, Jr. et al.
patent: 5121486 (1992-06-01), Kurihara et al.
patent: 5144551 (1992-09-01), Cepulis
patent: 5163145 (1992-11-01), Parks
patent: 5214652 (1993-05-01), Sutton
patent: 5287531 (1994-02-01), Rogers, Jr. et a.
patent: 5408611 (1995-04-01), Kim
patent: 5426767 (1995-06-01), Crosswy
patent: 5459854 (1995-10-01), Sherer et al.
patent: 5551012 (1996-08-01), Chuang et al.
patent: 5600823 (1997-02-01), Sherer et al.
patent: 5640536 (1997-06-01), King et al.
patent: 5640537 (1997-06-01), Jessen et al.
patent: 5675825 (1997-10-01), Dreyer et al.
International Business Machines' Enterprise Systems Architecture/370: Principles of Operation, Publication No. SA22-7200-0, File No. S370-01, First Edition, Aug. 1988.
International Business Machines Technical Newsletter, Newsletter No. SN22-5279, Apr. 17, 1989, Base Publication No. SA22-7200-0, File No. S370-01.
International Business Machines Technical Newsletter, Newsletter No. SN22-5342, Dec. 15, 1989, Base Publication No. SA22-7200-0, File No. S370-01.
Alpert Donald B.
Corwin William M.
Dreyer Robert S.
Lau Daniel G.
Pollack Frederick J.
An Meng-Ai T.
Davis Jr. Walter D.
Intel Corporation
LandOfFree
Apparatus and method for identifying the features and the origin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for identifying the features and the origin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for identifying the features and the origin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-697744