Excavating
Patent
1996-10-11
1998-09-29
Beausoliel, Jr., Robert W.
Excavating
39518319, G01R 3128
Patent
active
058155112
ABSTRACT:
An integrated circuit device equipped with a test circuit includes a plurality of input/output terminals, an input terminal, and an internal circuit for receiving input data via the plurality of input/output terminals and outputting output data. The test circuit permits data exchange among the input/output terminals, the input terminal and the internal circuit. The test circuit preferably operates in a normal mode to supply input data to the internal circuit through the input/output terminals, and supply output data from the internal circuit through the input/output terminals. The test circuit further operates in a test mode to supply test input data to the internal circuit through one of the input terminal and the input/output terminals. The test circuit further supplies test output data that is output from the internal circuit to one of the input terminal and the input/output terminals which differ from the test input data supplied terminal.
REFERENCES:
patent: 5166937 (1992-11-01), Blecha, Jr.
patent: 5225774 (1993-07-01), Imamura
patent: 5369646 (1994-11-01), Shikatani
patent: 5457381 (1995-10-01), Farwell
patent: 5615216 (1997-03-01), Saeki
patent: 5648973 (1997-07-01), Mote, Jr.
patent: 5656953 (1997-08-01), Whetsel
Beausoliel, Jr. Robert W.
Fujitsu Limited
Iqbal Nadeem
LandOfFree
Semiconductor integrated circuit equipped with test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit equipped with test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit equipped with test circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-693300