Excavating
Patent
1996-03-28
1998-09-29
Nguyen, Hoa T.
Excavating
371 2236, 371 227, G01R 3128
Patent
active
058155104
ABSTRACT:
A method for coding programming instructions in a complex programmable logic device (CPLD). In one embodiment, a CPLD has an instruction storage element comprising a first number of bits and requiring a first number of clock cycles to load the first number of bits. A novel method is used to instruct the device to perform at least one function comprising the steps of serially shifting a first instruction into the instruction storage element in a second number of clock cycles, and serially shifting a second instruction into the instruction storage element in a third number of clock cycles. The third number of clock cycles may be less than the first number of clock cycles. The third number of clock cycles may also be less than the second number of clock cycles. In one embodiment, the third number of clock cycles comprises one clock cycle.
REFERENCES:
patent: 3831148 (1974-08-01), Greenwald et al.
patent: 4710927 (1987-12-01), Miller
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4860293 (1989-08-01), Engel et al.
patent: 4872168 (1989-10-01), Aadsen et al.
patent: 4876640 (1989-10-01), Shankar et al.
patent: 4910664 (1990-03-01), Arizono
patent: 4929889 (1990-05-01), Seiler et al.
patent: 5029133 (1991-07-01), La Fetra et al.
patent: 5103450 (1992-04-01), Whetsel
patent: 5142223 (1992-08-01), Higashino et al.
patent: 5195097 (1993-03-01), Bogholtz, Jr. et al.
patent: 5258986 (1993-11-01), Zerbe
patent: 5301156 (1994-04-01), Talley
patent: 5311520 (1994-05-01), Raghavachari
patent: 5347523 (1994-09-01), Khatri et al.
patent: 5381419 (1995-01-01), Zorian
patent: 5396170 (1995-03-01), D'Souza et al.
patent: 5404526 (1995-04-01), Dosch et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5444716 (1995-08-01), Jarwala et al.
patent: 5448576 (1995-09-01), Russell
patent: 5519715 (1996-05-01), Hao et al.
patent: 5526365 (1996-06-01), Whetsel
patent: 5557619 (1996-09-01), Rapoport
patent: 5574684 (1996-11-01), Tomoeda
patent: 5574879 (1996-11-01), Wells et al.
patent: 5604756 (1997-02-01), Kawata
patent: 5608885 (1997-03-01), Gupta et al.
IEEE Standard Test Access Port and Boundary-Scan Architecture, Institute of Electrical and Electronics Engineers, Inc., New York, pp. 1;1-5, 2:1-6; 3:1-9; 4:1-3; 5:1-16; 6:1-4; 7:1-28; 8:1-7; 9;1-2; 10:1-45; 11:1-5; 12:1-6; A:1-12, (Oct. 1993).
Cypress Semiconductor Corporation, "7C322D/7C22H Programming Specification (Flash 22V10)", pp. 1-48,Document No. 40-00039.
Cypress Semiconductor Programmable Logic Data Book, "Preliminary CY7C371 32-Macrocell Flash CPLD", pp. 3:99-106.
U.S. Patent Application Serial No. 08/576,451; Filed. Dec. 21, 1995; Inventor: David L. Johnson; Title: "A Method and Apparatus for Test a Device".
Lee, et al., "Pathlength Reduction Features in the PA-RISC Architecture", COMPCON IEEE, pp. 129-135; 1992.
Maunder, et al., "The Test Access Port & Boundary Scan Architecture", IEEE Computer Society Press, pp. 59-77; 1990.
Vinoski, "Rise ++: A Symbolic Environment For Scan Based Testing"; IEEE Design & Test of Compouters, vol. 10, Iss. 2, pp. 46-54; Jun. 1993.
XuBang, et al., "Design & Implementation of a JTAG Boundary Scan Interface Controller", Asian Test Symposium, IEEE, pp. 215-218; 1993.
Jones Christopher W.
MacArthur James B.
Meng Anita X.
Cypress Semiconductor Corp.
Nguyen Hoa T.
LandOfFree
Serial programming of instruction codes in different numbers of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial programming of instruction codes in different numbers of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial programming of instruction codes in different numbers of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-693283