Reversed split-gate cell array

Details Reversed split-gate cell array Reversed split-gate cell array

1999-04-22

2000-02-29

Le, Vu A.

Static information storage and retrieval

Floating gate

Particular biasing

36518505, G11C 700

Patent

active

060317655

ABSTRACT:
In this invention a reverse split gate device is described for creating a flash memory that avoids both programming and erase disturb conditions. The cell is designed so that the stacked gate is associated with the source and the enhancement gate is associated with the drain. This is the reverse of a conventional spit gate design and allows the drain to buffer the stacked gate from bit lines of a flash memory array. The source line now key to both program and erase operations is laid out in rows where two adjacent rows of cells share the same source line. The source line can be segmented to prevent the entire length of the pair of rows from being erased. The cell is programmed by flowing current backwards in the channel and injecting electrons in to the floating gate from an impact ionization that occurs near the source. Erasure is accomplished by Fowler-Nordheim tunneling from the floating gate to the source caused by a potential between the source and the enhancement gate.

REFERENCES:
patent: 4999812 (1991-03-01), Amin
patent: 5303187 (1994-04-01), Yu
patent: 5555521 (1996-09-01), Hamada et al.
patent: 5777924 (1998-07-01), Lee et al.

Affiliated with

Also associated with

Rating

Reversed split-gate cell array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reversed split-gate cell array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reversed split-gate cell array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688893