Static information storage and retrieval – Floating gate – Particular biasing
Patent
1998-12-10
2000-02-29
Mai, Son
Static information storage and retrieval
Floating gate
Particular biasing
36518511, 36518517, G11C 1604
Patent
active
060317647
ABSTRACT:
A nonvolatile semiconductor device comprises a memory cell array with, for example, NAND memory cells, a row decoder for selecting and driving word lines, and data sense amplifier/latch circuits for exchanging data with the selected memory cells via bit lines. The memory cell array is divided into blocks in the direction of word line. The individual blocks are formed in wells formed separately in a semiconductor substrate. Each word line driven by the row decoder is provided continuously by means of control transistors formed in the boundary areas between blocks. Turning off the control transistors enables the data to be erased simultaneously block by block.
REFERENCES:
patent: 5280454 (1994-01-01), Tanaka et al.
patent: 5402373 (1995-03-01), Aritome et al.
patent: 5615148 (1997-03-01), Yamamura et al.
patent: 5708606 (1998-01-01), Tanzawa et al.
patent: 5745413 (1998-04-01), Iwahashi
patent: 5818756 (1998-10-01), Sakui et al.
patent: 5877982 (1999-03-01), Iwahashi
patent: 5909398 (1999-06-01), Tanzawa et al.
Imamiya Kenichi
Miyamoto Junichi
Sakui Koji
Kabushiki Kaisha Toshiba
Mai Son
LandOfFree
Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688887