Sense amplifier for programmable memories with a virtually enhan

Details Sense amplifier for programmable memories with a virtually enhan Sense amplifier for programmable memories with a virtually enhan

1992-07-24

1995-04-18

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

365203, 365205, 327 56, G11C 700, G11C 702

Patent

active

054081483

ABSTRACT:
The discriminating sensitivity of a sense amplifier and the speed of the circuit are increased by exploiting the difference of potential which develops across the output nodes of the two control circuits, employed for enabling/disabling current paths of the input network of the differential amplifier, as a virtual additional signal for the sensing differential amplifier, by employing said output potentials of the two control circuits as virtual reference potentials for the pair of input transistors of the differential amplifier during a discriminating phase of the reading cycle. Two pass-transistors driven by a control signal provide to force to ground potential the output nodes of said control circuits, thus reestablishing a correct ground reference potential of the amplifier, during the final phase of amplification and storage of the extracted datum in an output latch, as well as during the successive standby period. Alternative embodiments also include various anti-overshoot circuits.

REFERENCES:
patent: 4130897 (1978-12-01), Horne et al.
patent: 4162416 (1979-07-01), Beecham et al.
patent: 4274013 (1981-06-01), Clemons et al.
patent: 4280070 (1981-07-01), Reese et al.
patent: 4670675 (1987-06-01), Donoghue
patent: 4716320 (1987-12-01), McAdams
patent: 5097157 (1992-03-01), Jaffe et al.
Kobayashi et al., "A High Speed Parallel Sensing Architecture for Multi-Megabit Flash Eeprom's", IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990; pp. 79-83.
Terada et al., "120-ns 128 K.times.8-bit/64K.times.16-bit CMOS EEPROM'S" IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989; pp. 1244-1249.
Gastaldi et al. "A 1-Mbit CMOS EPROM with Enhanced Verification", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988; pp. 1150-1156.

Affiliated with

Also associated with

Rating

Sense amplifier for programmable memories with a virtually enhan does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sense amplifier for programmable memories with a virtually enhan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier for programmable memories with a virtually enhan will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-68607