Polyphase parity generator circuit

Details Polyphase parity generator circuit Polyphase parity generator circuit

1986-04-21

1988-07-12

Smith, Jerry

Excavating

G06F 1110

Patent

active

047575042

ABSTRACT:
A polyphase parity generator circuit for generating parity of multiple bit data values on a data bus during one or more phases of a bus cycle. The circuit includes a prestage circuit having a plurality of parallel decode circuits couplable to respective pairs of input data lines. Each decode circuit has an odd and even output line for providing output signals in response to odd or even number of 1's (or 0's) on an associated pair of row lines, respectively. The circuit includes a precharge discharge circuit coupled to the prestage circuit for generating a first parity signal in response to an odd number of 1's being on the input data lines and a second parity signal in response to an even number of 1's being on the input data lines.

REFERENCES:
patent: 3784976 (1974-01-01), Ho
patent: 4451922 (1984-05-01), Dearden
patent: 4538271 (1985-08-01), Kohs
F. F. Sellers, "Error Detecting Logic For Digital Computers", 1968, pp. 59-62.

Affiliated with

Also associated with

Rating

Polyphase parity generator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Polyphase parity generator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polyphase parity generator circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-668854