Boots – shoes – and leggings
Patent
1988-01-11
1989-10-03
Lall, Parshotam S.
Boots, shoes, and leggings
364200, 3642304, 3642293, 3642323, 3642391, 364132, G06F 1516
Patent
active
048721255
ABSTRACT:
Computer for implementing an event driven algorithm which utilizes a master processor and a plurality of processors arranged in modules, wherein the processors within the module are capable of operating independently of each other. The various modules are also capable of operating independently of each other and communicate with each other and the host unit by a unidirectional token ring bus. A specialized hardwired processor design is implemented to provide a pipelined flow of data to provide a more rapid simulation algorithm.
REFERENCES:
patent: 3701976 (1972-10-01), Shively
patent: 4123794 (1978-10-01), Matsumoto
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4334305 (1982-06-01), Girardi
patent: 4335426 (1982-06-01), Maxwell et al.
patent: 4339793 (1982-07-01), Marenin
patent: 4347564 (1982-08-01), Sugano et al.
patent: 4351025 (1982-09-01), Hill, Jr.
patent: 4365297 (1982-12-01), Grisham, Jr.
patent: 4396978 (1983-08-01), Hammer et al.
patent: 4412303 (1983-10-01), Barnes et al.
patent: 4466063 (1984-08-01), Segarra et al.
patent: 4468734 (1984-08-01), Lanier et al.
patent: 4527249 (1985-07-01), van Brunt
patent: 4584642 (1986-04-01), Fudanuki
patent: 4594655 (1986-06-01), Hao et al.
patent: 4602365 (1986-07-01), White et al.
patent: 4622550 (1986-11-01), O'Connor et al.
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4700292 (1987-10-01), Campanini
patent: 4725975 (1988-02-01), Sasaki
patent: 4751637 (1988-06-01), Catlin
M. Abramovici, et al.; "A Logic Simulation Machine"; IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems; vol. CAD-2, No. 2; 4/83 Zycad Logic Evaluator as described in ZYCAD Corporation's manual dated Nov., 1982.
J. Howard, et al., "Parallel Processing Interactively Simulates Complex VSLI Logic"; Electronics Dec. 15, 1983; pp. 147-150.
B. Milne, Simulation Accelerator Checks Out 65,000 Gates; Checks In at $80,000, Electronic Design, p. 173 (Jun. 27, 1985).
S. Macomber & G. Mott, Hardware Acceleration for Layout Verification, VLSI Design, pp. 18-19, 22-23, 26-27 (Jun. 1985).
Firm Unveils Simulation Engine, Computerworld, pp. 93 & 103 (Jul. 15, 1985).
I. Michaels, Hardware Accelerators Are Up in Speed, Down in Price, Computer Design, pp. 52, 54, 56, 58 etc. (Sep. 15, 1985).
G. Mott & R. Hall, The Utility of Hardware Accelerators in the Design Environment, VLSI Systems Design, pp. 62, 66 & 70 (Oct. 1985).
J. Newkirk, A Perspective on Combining General-Purpose and Point Acceleration, Proceedings of the Technical Sessions, Automated Design and Engineering for Electronics West, pp. 163-164 (Mar. 11, 1986).
G. Mott, A Computational Supernode For Electronic Design Verification, Proceedings of the Third Silicon Design Conference, pp. 277-284 (Jul. 15, 1986).
J. Newkirk, Fault Simulation in the CAE Era, Proceedings of the Technical Sessions, Automated Design and Engineering for Electronics East, pp. 171-172 (Sep. 30, 1986).
G. Mott & J. Newkirk, Eliminating Failures in the Field, VLSI Systems Design, pp. 88-90 (Oct. 1986).
J. Rhodes, Hardware-Assisted Fault Simulation in a Silicon Compiler Environment, Proceedings of the Technical Sessions, Automated Design and Engineering for Electronics West pp. 289-290 (Mar. 31, 1987).
Silicon Solutions brochure for the MX Interface (Jun. 1987).
B. Milne, Put the Pedal to the Metal with Simulation Accelerators, Electronic Design, pp. 39-42, 44, 46, 50 & 52 (Sep. 1987).
The MACH 1000 Product Description Manual by Zycad (Nov. 1987).
J. Howard et al., Introduction to the IBM Los Gatos Logic Simulation Machine, Proceeding of the IEEE International Conference on Computer Design: VLSI in Computers pp. 580-583 (Oct. 31, 1983).
T. Burggraff et al., The IBM Los Gatos Logic Simulation Machine Hardware, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers, pp. 584-587 (Oct. 31, 1983).
J. Kohn et al., The IBM Los Gatos Logic Simulation Machine Software, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers, pp. 588-591 (Oct. 31, 1983).
G. Pfister, The IBM Yorktown Simulation Engine, Proceedings of the IEEE, vol. 74, No. 6 (Jun. 1986) (pp. 850-859).
G. Pfister, The Yorktown Simulation Engine: Introduction, ACM IEEE 19th Design Automation Conference Proceedings, pp. 51-54 (Jun. 14, 1982).
M. Denneau, The Yorktown Simulation Engine, ACM IEEE 19th Design Automation Conference Proceedings, pp. 55-59 (Jun. 14, 1982).
E. Kronstadt & G. Pfister, Software Support for the Yorktown Simulation Engine, ACM IEEE 19th Design Automation Conference Proceedings, p. 60 (Jun. 14, 1982).
Daisy Systems Corporation
Lall Parshotam S.
Makay Christopher L.
LandOfFree
Multiple processor accelerator for logic simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple processor accelerator for logic simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple processor accelerator for logic simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-668351