Error correction encoding and decoding system

Details Error correction encoding and decoding system Error correction encoding and decoding system

1980-05-16

1982-06-22

Atkinson, Charles E.

Excavating

371 38, G06F 1110

Patent

active

043366120

ABSTRACT:
A rectangular array of 6.times.150 bits is divided into 50 rectangular arrays of 8.times.3 bits with 2 check bits added, resulting in 50 codes C.sub.2. This encoding is executed 50 times to form a rectangular array of 8.times.150 bits and each of its rows is encoded into a code C.sub.1 of 166 bits with 16 check bits added. This encoding is executed eight times to form a codeword of a generalized product code, which includes 8.times.166 bits and each row following 12 synchronizing bits. Errors are detected in the codes C.sub.1 decoded from the codeword to produce erasure information which is utilized to correct the code C.sub.2. Then, the original array is reproduced.

REFERENCES:
patent: 4206440 (1980-06-01), Doi et al.
patent: 4211997 (1980-07-01), Rudnick et al.
patent: 4238852 (1980-12-01), Iga et al.
Burton, Cyclic Product Codes, IEEE Transactions on Info. Theory, Jul. 1965, pp. 433-439.

Affiliated with

Also associated with

Rating

Error correction encoding and decoding system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction encoding and decoding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction encoding and decoding system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-656161