Data processor with instruction cache memory

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36424341, 3642716, G06F 1300

Patent

active

050124102

ABSTRACT:
Conventional microprocessors access cache memory and external memory using a common data bus and share a single program counter. According to this invention, the cache memory and the external memory have corresponding program counters and separate data buses. The capacity to update the cache memory program counter concurrently with a cache memory access increases the speed of data processing.

REFERENCES:
patent: 4317168 (1982-02-01), Messina et al.
patent: 4366540 (1982-12-01), Berglund et al.
patent: 4467419 (1984-08-01), Wakai
IEEE Spectrum, 12/87, "Cache Memory Design; an Evolving Art".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data processor with instruction cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor with instruction cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with instruction cache memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-645822

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.