Synchronizer circuit with asynchronous clearing

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3072471, 307480, 328 63, H03K 513, H03K 301

Patent

active

050121278

ABSTRACT:
The present circuit incorporates a latch which latches an asynchronous input signal and provides a latched output signal to the first stage of a two stage synchronizer. An AND gate receives the latched output signal and the output from the first stage such that the output signal from the AND gate follows the output of the first synchronizer and is presented as an input to a second stage of the two stage synchronizer. The second stage is clocked, as is the first stage, with the system clock signal to provide the synchronized output signal. An asynchronous reset of the latch causes the output of the AND gate to go low which in turn causes the output of the second stage to go low asynchronously.

REFERENCES:
patent: 4392226 (1983-07-01), Cook
patent: 4663769 (1987-05-01), Krinock

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Synchronizer circuit with asynchronous clearing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizer circuit with asynchronous clearing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizer circuit with asynchronous clearing will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-642592

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.