Resynchronization of a synchronous serial interface

Details Resynchronization of a synchronous serial interface Resynchronization of a synchronous serial interface

1994-06-08

1998-05-05

Vo, Don N.

Pulse or digital communications

Synchronizers

Synchronization failure prevention

375364, 375368, 370509, 370514, H04L 700

Patent

active

057486840

ABSTRACT:
A synchronous serial communication link between a controller and a peripheral is resynchronized by the sending of a series of bits at a first logic level by the controller. The series of bits is long enough to ensure that the peripheral will decode a command word in which all of the bits are at the first logic level. The peripheral, upon decoding such a command word, resets the synchronization circuitry within the peripheral. The controller then sends a single bit of the opposite logic state followed by serial data. The peripheral, upon receipt of this bit of the opposite logic state, releases the synchronization circuitry from its reset condition and begins to decode the serial data in synchronization with the controller.

REFERENCES:
patent: 4613979 (1986-09-01), Kent
patent: 4807258 (1989-02-01), Sieber et al.
patent: 4910754 (1990-03-01), Allen et al.
patent: 4942523 (1990-07-01), Gembarowski
"Serial Communications Interface," Motorola MC68HC705C8 Technical Data, Section 5, Motorola Inc., 1989, pp. 5-1 to 5-3.
Abdul Aleaf, "Microwire Serial Interface," Application Note 452, Microcontroller Data Book, National Semiconductor Corp., 1987, pp. 4-128 to 4-138.
"Serial Peripheral Interface," Motorola MC68HC705C8 Technical Data, Section 6, Motorola Inc., 1989, pp. 6-1 to 6-5.
"Serial Peripheral Interface (SPI) Module," TMS370 Family Data Manual, Texas Instruments Incorporated, 1988, pp. 10-1 to 10-17.
"I.sup.2 C Bus Specification," Signetics Linear Products, Dec. 1988, pp. 4-1 to 4-12.
"Serial Output 5.6.mu.s 12-Bis A/D Convrter," 1900 New Releases Data Book, Maxim Integrated Products, pp. 1-73, 1-75 to 1-78, 1-82 to 1-83.
"1,2,6 and 8 Channel, 10-Bit Serial I/O Data Acquisition Systems," 1990 Linear Data Book, Linear Technology, pp. 9-29, 9-39, to 9-48.
"TMS7000 Family Architecture--Serial Port (TMS70.times.2 and TMS70C.times.2)," TMS7000 Family Data Manual, Texas Instruments Incorporated, 1986, pp. 3-64.
Spragins et al., "Telecommunications Protocols and Design," Feb. 1991, pp. 323-327.

Affiliated with

Also associated with

Rating

Resynchronization of a synchronous serial interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resynchronization of a synchronous serial interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resynchronization of a synchronous serial interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-63644