System for limiting access to non-volatile memory in electronic

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 62, 365195, 364466, 340799, 340814, G06F 1214, G06F 1312

Patent

active

045787743

ABSTRACT:
A method and associated apparatus for limiting the erasing and writing of data in the non-volatile memory (NVM) of an electronic postage meter operated under microcomputer control to predetermined periods of time after the power up and during the power down cycles of the meter, comprising the steps and associated apparatus for providing an output power signal in response to the establishment of a power up voltage condition, generating an output pulse in response to the presence of the output power signal, presetting the width of the output pulse to provide sufficient time to erase the desired data words from the NVM, applying a bias enable signal to an NVM enable terminal during the duration of the output pulse, enabling the remaining terminals of the NVM during the duration of the output pulse to allow the erasure of data from the NVM, removing the output power signal in response to a power down voltage condition, interrupting the operation of the microcomputer in response to the removal of the output power signal to ready the microcomputer for writing data in NVM, applying the bias enable signal to the NVM enable terminal at the inception of the power down cycle, enabling the remaining terminals of the NVM to allow the writing of data into the NVM during power down for a predetermined time period, and biasing the terminals of the NVM during normal postage meter operation to preclude writing of data into and erasure of data from the NVM.

REFERENCES:
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4139786 (1979-02-01), Raymond, Jr. et al.
patent: 4145761 (1979-03-01), Gunter et al.
patent: 4149241 (1979-04-01), Patterson
patent: 4241418 (1980-12-01), Stanley
patent: 4271487 (1981-06-01), Craycraft et al.
patent: 4279020 (1981-07-01), Christian et al.
patent: 4307445 (1981-12-01), Juhacz et al.
patent: 4337524 (1982-06-01), Parkinson
patent: 4375663 (1983-03-01), Arcara et al.
patent: 4399538 (1983-08-01), Cholakian et al.
patent: 4412284 (1983-10-01), Kerforne et al.
patent: 4433390 (1984-02-01), Carp et al.
patent: 4445198 (1984-04-01), Eckert
patent: 4458307 (1984-07-01), McAnlis et al.
patent: 4458308 (1984-07-01), Holtey et al.
patent: 4475180 (1984-10-01), Sekiya et al.
patent: 4481590 (1984-11-01), Otten

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System for limiting access to non-volatile memory in electronic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for limiting access to non-volatile memory in electronic , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for limiting access to non-volatile memory in electronic will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-635012

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.