Method of fabricating sub-micron gate electrode by angle and dir

Details Method of fabricating sub-micron gate electrode by angle and dir Method of fabricating sub-micron gate electrode by angle and dir

1996-04-24

1997-07-29

Chaudhari, Chandra

Fishing, trapping, and vermin destroying

437 80, 437176, H01L 218252

Patent

active

056521790

ABSTRACT:
Disclosed is a method of fabricating semiconductor devices having sub-micron gate electrodes using angle and direct evaporation techniques. A first and second photoresist layer are formed atop a substrate and the second layer is selectively processed to form an edge with a well controlled profile. A first metal is evaporated at a first angle and the edge of the second photoresist layer shields a portion of the first photoresist layer form metal deposition which defines a patterned opening of desired width. The patterned opening is now etched in a well controlled manner to expose a portion of the active channel region of the device, and a desired height is defined by the distance from the first metal layer to the exposed channel region. A second layer is deposited by evaporation at a second angle thereby forming a plug in the channel region wherein placement of one edge of the plug is determined by the height and the second angle. A gate metal is now directly deposited atop the semiconductor to form a gate electrode in the active channel region, said electrode having a gate length defined by the distance between the edge of the plug and one side of the first metal patterned opening.

REFERENCES:
patent: 4536942 (1985-08-01), Chao et al.
patent: 4551905 (1985-11-01), Chao et al.
patent: 4774200 (1988-09-01), Nakajima et al.
patent: 4935377 (1990-06-01), Strifler et al.
patent: 5254492 (1993-10-01), Tserng et al.
patent: 5374328 (1994-12-01), Remba et al.
Donald K. Atwood. "Vacuum Passivated T-Gates: A New Method for Fabricating Submicron Gates," SPIE vol. 1263 Electron-Beam, X-Ray, and Ion-Beam Technology: Submicrometer Lithographies IX (1990), pp. 209:216.
C.L. Cheng, et al. "Submicrometer Self-Aligned Recessed Gate InGaAs MISFET Exhibiting Very High Transconductance," IEEE Electron Device Letters, vol. EDL-5, No. 5, May 1984, pp. 169:171.
William R. Frensley, et al., "Design and Fabrication of a GaAs Vertical MESFET," IEEE Transactions on Electron Devices, vol. ED-32, No. 5, May 1985, pp. 952:956.
Y. Imai, et al. "A Sub-Half-Micron Gate-Length GaAs MESFET with New Gate Structure," IEEE Electron Device Letters, vol. EDL-4, No. 4, Apr. 1983, pp. 99:101.
Youngwoo Kwon, et al. "Experimental and Theoretical Characteristics of High Performance Pseudomorphi Double Heterojunction InAlAs/In.sub.0.7 Ga.sub.0.3 As/InAlAs HEMT's," IEEE Transactions on Electron Devices, vol. 42, No. 6, Jun. 1995, pp. 1017:1025.
Susumu Takahashi, et al. "Reproducible Submicron Gate Fabrication of GaAs FET by Plasma Etching," IEEE IEDM, Washington, 1976, pp. 214:217.
M.A. Thompson et al. "High Aspect Ratio Asymmetric Gate Structures Employed in Novel Self-Aligned High Electron Mobility Transistor Technology," J. Vac. Sci. Technol. B *(6), Nov./Dec. 1990, pp. 1339:1342.

Affiliated with

Also associated with

Rating

Method of fabricating sub-micron gate electrode by angle and dir does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating sub-micron gate electrode by angle and dir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating sub-micron gate electrode by angle and dir will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-633401