Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1984-05-15
1986-03-25
Roy, Upendra
Metal working
Method of mechanical manufacture
Assembling or joining
29571, 29578, 148 15, 148187, 148DIG140, 357 91, 427 88, H01L 2128, H01L 21265, C23F 102
Patent
active
045773963
ABSTRACT:
A silicide layer or silicon alloy layer is formed within a surface region of an impurity-doped region on the surface of a semiconductor substrate by implanting and heating any of those metals which can form silicides or silicon alloys with silicon upon heating.
The peel of a metallic electrode or wiring can thus be prevented, and the electrode or wiring can be directly formed on the semiconductor substrate.
REFERENCES:
patent: 3560809 (1971-02-01), Terakado
patent: 3600797 (1971-08-01), Bower et al.
patent: 4096622 (1978-06-01), MacIver
patent: 4319395 (1982-03-01), Lund et al.
patent: 4339869 (1982-07-01), Reihl et al.
patent: 4343082 (1982-08-01), Lepselter et al.
patent: 4385433 (1983-05-01), Ozawa
patent: 4389257 (1983-06-01), Geipel, Jr. et al.
patent: 4458410 (1984-07-01), Sugaki et al.
Ting et al., J. Appl. Phys. 54 (1983) 937.
Brack et al., IBM-TDB, 19 (1976) 2592.
Nagasawa et al., Jap. Jour. Appl. Phys. 22 (1983) p. L-57.
Crowder et al., IEEE-Trans. Electron Device, ED26 (1979) 369.
Sakudo Noriyuki
Yamamoto Naoki
Hitachi , Ltd.
Roy Upendra
LandOfFree
Method of forming electrical contact to a semiconductor substrat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming electrical contact to a semiconductor substrat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming electrical contact to a semiconductor substrat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-623631