Signed-digit arithmetic processing units with binary operands

Details Signed-digit arithmetic processing units with binary operands Signed-digit arithmetic processing units with binary operands

1990-05-07

1991-07-09

Malzahn, David H.

Boots, shoes, and leggings

G06F 750, G06F 752

Patent

active

050311360

ABSTRACT:
A high speed arithmetic processor includes an array of arithmetic cells which operate on digits internally represented in a signed-digit binary format. Certain of these cells perform subtraction operations on two ordinary binary digits, and produce the difference in a 2-bit signed-digit binary format, without requiring a separate ordinary binary to signed-digit binary converter.

REFERENCES:
patent: 4628472 (1986-12-01), Fensch
patent: 4701877 (1987-10-01), Sahoda et al.
patent: 4864528 (1989-09-01), Nishiyama et al.
patent: 4866657 (1984-09-01), Nishiyama et al.
patent: 4873660 (1989-10-01), Nishiyama et al.
patent: 4878192 (1989-10-01), Nishiyama et al.
patent: 4890127 (1989-12-01), Darley
A VLSI-Oriented High-Speed Divider Using Redundant Binary Representation, Takagi et al., IECE Japan, vol. 167 D #4, pp. 450-457, 4/84.
A VLSI-Oriented High-Speed Multiplier Using Redundant Binary Adder Tree, Takagi et al., IECE Japan, vol. J66.d, pp. 683-690, 6/84.
A New Class of Digital Division Methods; James Robertson, IRE Transactions on Electronic Computers, pp. 218-222, 9/58.
Signed-Digit Number Representation for Fast Parallel Arithmetic, Avizienis, IRE Transactions on Electronic Computers, pp. 389-400, 9/61.
A Class of Binary Divisions Yielding Minimally Represented Quotients Metze IRE Transactions on Electronic Computers, pp. 761-764, 12/62.
Design of the Arithmetic Units of ILLIAC III, Redundancy & Higher Radix Methods, Atkins, IEEE Transacts. on Computers, vol. C-19, pp. 720-732, 8/70.
Multiple Operand Addition and Multiplication, Shanker Singh et al., IEEE Transactions on Computers, vol. C-22, No. 2, pp. 113-120, 2/73.
Concise Papers, Lyon, IEEE Transactions on Communications, pp. 418-425, 4/76.
Real-Time Processing Gains Ground with Fast Digital Multiplier, Waser et al., Electronics, pp. 93-99, 9/77.
High Speed Multiplier Using a Redundant Binary Adder Tree, Harata et al., IEEE International Conference on Computer Design, pp. 165-170, 1984.
High Speed VLSI Multiplication Algorithm With a Redundant Binary Addition Tree, Takagi et al., IEEE Transactions on Computers, vol. C-34, No. 9, pp. 1789-1795, 9/85.
Design of High Speed MOS Multiplier and Divider Using Redundant Binary Representation, Kuninobu et al., Proceedings 8th Symposium on Computer Arithmetic, pp. 80-86, 5/87.

Affiliated with

Also associated with

Rating

Signed-digit arithmetic processing units with binary operands does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signed-digit arithmetic processing units with binary operands, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signed-digit arithmetic processing units with binary operands will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-623399