Network communications adapter with dual interleaved memory bank

Details Network communications adapter with dual interleaved memory bank Network communications adapter with dual interleaved memory bank

1987-04-24

1990-06-12

Williams, Jr., Archie E.

Boots, shoes, and leggings

3642464, 364243, 3642436, 3642314, 36424294, 36424295, 3642385, 364240, 3642401, 364270, 3642714, 370 851, G06F 1300, G06F 1324, G06F 1516

Patent

active

049338463

ABSTRACT:
A network communications adapter interconnects a plurality of digital computing resources for mutual data exchange in which a high performance, large capacity common memory is provided with a pair of external buses which allows multiple processors to store information in and read information from the common memory. The common memory is configured into two banks, each bank operating independently and concurrently under control of bus switching logic with separate address, control and data buses. The common memory typically provides 400 megabits per second of bandwidth to the multiple attached thirty-two and sixteen bit processors which may be coupled either to both buses simultaneously or individually to the two buses. The bus switching logic then allocates all of the available bandwidth to the individual processors coupled to the buses based upon a predetermined profile established at the time of system installation. Also included in the bus switch logic is circuitry for broadcasting a processor I.D., whereby only a particular processor assigned the same identifier will be afforded an access slot time during which communication over the dual bus structure can take place. One of the interconnected processors is designated as the node controller and it includes circuitry and software for implementing interprocessor interrupt handling and storage protection functions. Others of the plurality of processors coupled to the two memory buses provided input/output interfaces for host computers, digital peripheral devices, communications trunks or buses, or to wireless links for more remote communication.

REFERENCES:
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4164787 (1979-08-01), Aranguren
patent: 4282572 (1981-08-01), Moore, III et al.
patent: 4325116 (1982-04-01), Kranz et al.
patent: 4371929 (1983-02-01), Brann et al.
patent: 4400770 (1983-08-01), Chan et al.
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4413315 (1983-11-01), Kurakake
patent: 4438493 (1984-03-01), Cushing et al.
patent: 4449181 (1984-05-01), Young et al.
patent: 4470114 (1984-09-01), Gerhold
patent: 4574350 (1986-03-01), Starr
patent: 4613935 (1986-09-01), Couleur
patent: 4633434 (1986-12-01), Scheuneman
patent: 4652993 (1987-03-01), Scheuneman et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4680753 (1987-07-01), Fulton et al.
patent: 4722502 (1988-01-01), Scheuneman
George Reyling, Jr., "Performance and Control of Multiple Microprocessor Systems", Computer Design, Mar. 1974, pp. 81-86.

Affiliated with

Also associated with

Rating

Network communications adapter with dual interleaved memory bank does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Network communications adapter with dual interleaved memory bank, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network communications adapter with dual interleaved memory bank will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-622061