Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-03-21
1991-07-09
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307446, 307443, 377122, H03K 1994, H03K 1917, H03K 2354, H03K 2352
Patent
active
050308530
ABSTRACT:
A logic and memory family using CMOS technology operates at high speeds using a Ring Segment Buffer to couple logic gates to one another in an integrated circuit chip, and to couple memory cells to other circuits to provide shift registers, triggers, clock pulse generators and other memory related circuits. The Ring Segment Buffer comprises one or more serially connected complementary field effect transistor (FET) inverter stages, with the output of a preceding stage being connected to the input of a succeeding stage. The N-channel FET in each inverter stage has a channel width which is less than a predetermined factor (K) times the width of the N-channel of the immediately preceding stage. By maintaining the K channel width relationship, the Ring Segment Buffer can drive large capacitive loads at high speed. The Ring Segment Buffer may also provide a predetermined delay which is a function of channel length and the number of stages. For large capacitive loads, the last stage of the Ring Segment Buffer may be replaced by a bipolar transistor-FET driver in which minority carrier lifetime controlled bipolar transistors are used.
The Buffer Cell Logic and Delay Storage technology of the present invention may operate at speeds of 300 megahertz or more using conventional semiconductor fabrication processes in which conventional CMOS logic and memory technology operates at 70 megahertz or less. A fourfold speed improvement is thereby obtained.
REFERENCES:
patent: 4185209 (1980-01-01), Street
patent: 4209713 (1980-06-01), Satou et al.
patent: 4394769 (1983-07-01), Lull
patent: 4541076 (1985-09-01), Bowers et al.
patent: 4680491 (1987-07-01), Yokouchi et al.
patent: 4713796 (1987-12-01), Ogiue et al.
patent: 4719369 (1988-01-01), Asano et al.
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4740718 (1988-04-01), Matsui
patent: 4802127 (1989-01-01), Akaogi et al.
patent: 4802132 (1989-01-01), Ohsawa
patent: 4808850 (1989-02-01), Masuda et al.
patent: 4825420 (1989-04-01), Min
patent: 4871928 (1989-10-01), Bushey
patent: 4890018 (1989-12-01), Fukushi et al.
"Complimentary BI-FET Logic Circuitry", IBM Technical Disclosure Bulletin, vol. 15, No. 8, pp. 2571-2-2572, Jan. 1973 (307-446).
"High Speed CMOS NOR Circuit" 24534, Research Disclosure, No. 245, Sep. 1984 (307-451).
Bertelson David R.
Miller Stanley D.
Thunderbird Technologies, Inc.
LandOfFree
High speed logic and memory family using ring segment buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed logic and memory family using ring segment buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed logic and memory family using ring segment buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-620097