Method of making self-aligned tungsten interconnection in an int

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437189, 437192, 437195, 437944, H01L 2144, H01L 2148

Patent

active

049333038

ABSTRACT:
A process is disclosed for making a self-aligned metal (preferably tungsten) connection in an integrated circuit. A contact hole formed in a first dielectric layer on a substrate is filled with metal, after which the first dielectric layer and the metal-filled contact hole are covered with a second dielectric layer. A photoresist layer is formed over the second dielectric layer and is patterned. A trench is formed in the exposed second dielectric layer and a thin layer of silicon or a metal such as tungsten is then sputtered or evaporated to form a layer of the silicon or metal on the upper surface of the patterned photoresist and the bottom and side walls of the trench. The patterned photoresist is removed and the trench is filled with metal.

REFERENCES:
patent: 4283439 (1981-08-01), Higashinakagawa et al.
patent: 4582563 (1986-04-01), Hazuki et al.
patent: 4822749 (1989-04-01), Flanner et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making self-aligned tungsten interconnection in an int does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making self-aligned tungsten interconnection in an int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making self-aligned tungsten interconnection in an int will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-617110

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.