Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1985-02-19
1987-06-02
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307475, 307264, H03K 19086
Patent
active
046706739
ABSTRACT:
A multilevel differential logic gate circuit for generating a plurality of levels of logic includes a single constant current source having its one end connected to a ground potential. The current source has a relatively small voltage drop. A first differential amplifier formed of a pair of first and second transistors have their emitters coupled together and to the other end of the current source to define a first level of logic. A second differential amplifier formed of a pair of third and fourth transistors have their emitters coupled together and to the collector of the first transistor to define a second level of logic. A third differential amplifier formed of a pair of fifth and sixth transistors have their emitters coupled together and to the collector of the third transistor to define a third level of logic. A fourth differential amplifier formed of a pair of seventh and eights transistors have their emitters coupled together and to the collector of the fifth transistor to define a fourth level of logic. The collector of the seventh transistor is connected to a supply potential via a first resistor. The collector of the eighth transistor is connected also to the supply potential via a second resistor.
REFERENCES:
patent: 4041326 (1977-08-01), Robinson
patent: 4215418 (1980-07-01), Muramatsu
patent: 4399414 (1983-08-01), Bird
patent: 4539493 (1985-09-01), Varadarajan
patent: 4547881 (1985-10-01), Varadarajan
patent: 4560888 (1985-12-01), Oida
patent: 4563600 (1986-01-01), Kobayashi et al.
Itou et al, "ECL LSI Circuit Design", Review Elect. Comm. Labs., vol. 26, Nos. 9-10, Sep.-Oct. 1978, pp. 1339-1354.
Davis et al, "Sixteen-Input Funnel Utilizing Five-Level Differential Cascode Current Switch", IBM TDB, vol. 26, No. 7A, 12-1983, pp. 3515-3517.
Carter et al, "Cascode Parity Circuit", IBM TDB, vol. 24, No. 3, 8-1981, pp. 1705-1706.
Advanced Micro Devices , Inc.
Chin Davis
Hudspeth D. R.
King Patrick T.
Miller Stanley D.
LandOfFree
Multilevel differential ECL/CML gate circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilevel differential ECL/CML gate circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel differential ECL/CML gate circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-615903