Method for packaging integrated circuit chips employing a polyme

Adhesive bonding and miscellaneous chemical manufacture – Methods – Surface bonding and/or assembly therefor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

1562755, 1562757, 156286, 156289, 156299, B44C 120

Patent

active

049330420

ABSTRACT:
A method and apparatus are provided for disposing a polymer film on an irregularly-shaped substrate at relatively high temperatures. In particular, the method and apparatus of the present invention provide a system for the packaging of very large scale intergrated circuit chips. The system of the present invention particularly solves problems associated with high temperature processing and problems associated with the highly irregular surfaces that result. Nonetheless, the resultant product is capable of being fashioned into circuit chip systems which are independently testable and which may be reconfigured after testing by removal of the polymer film itself.

REFERENCES:
patent: 3290756 (1966-12-01), Dreyer
patent: 3322598 (1967-05-01), Marks
patent: 3679941 (1972-07-01), LaCombe et al.
patent: 3691628 (1972-09-01), Kim et al.
patent: 3702025 (1972-11-01), Archer
patent: 3769133 (1973-10-01), Halberschmidt
patent: 3964958 (1976-06-01), Johnston
patent: 4052241 (1977-10-01), Walter
patent: 4300153 (1981-11-01), Ilayakawa et al.
patent: 4314814 (1982-02-01), Deroode
patent: 4347306 (1982-08-01), Takeda et al.
patent: 4388132 (1983-06-01), Hoge et al.
patent: 4417393 (1983-11-01), Becker
patent: 4424091 (1984-01-01), Mizuno
patent: 4426773 (1984-01-01), Hargis
patent: 4542078 (1985-09-01), Fitzer
patent: 4588468 (1986-05-01), McGinty et al.
patent: 4613891 (1986-09-01), Ng et al.
patent: 4617085 (1986-10-01), Cole et al.
patent: 4670084 (1987-06-01), Durand
patent: 4677528 (1987-06-01), Miniet
Jubb, Charles, "PC Board Layout Via AutoCAD", Cadence, vol. 1, No. 2, pp. 51-55.
Angell, Richard, "End-to-End Design", PC Tech Journal, vol. 4, No. 11, Nov. 1986, pp. 97-119.
Clark, R. J. and Nakagawa, T., "The STD Process-New Developments and Applications", Abstract from the 1974 Microelectronics Symposium held Oct. 1974, pp. 131-144.
High Technology, Oct. 1986, p. 55.
"Embedding ICs in Plastic Cuts Interconnect Space", Electronics, Jun. 9, 1986, pp. 17 and 20.
Hennpenheimer, TA, "Monster Chips", Popular Science, pp. 104, 106, 108 and 110.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for packaging integrated circuit chips employing a polyme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for packaging integrated circuit chips employing a polyme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for packaging integrated circuit chips employing a polyme will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-615366

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.