Linear list based DMA control structure

Details Linear list based DMA control structure Linear list based DMA control structure

1995-03-03

1997-07-01

Auve, Glenn A.

395855, G06F 1328

Patent

active

056447841

ABSTRACT:
Linear list based direct memory access (DMA) control structure for controlling a DMA processor through a linear list of DMA descriptors in memory. A descriptor entry is deposited at the end of the linear list. Each descriptor entry has an address associated with their location in the linear list. A pointer to the linear list points to a single location in the linear Fist. A next descriptor entry is accessed by decrementing the address corresponding to the single location. The descriptor entries are read from the linear list of DMA descriptors DMA transfers are performed.

REFERENCES:
patent: 5155830 (1992-10-01), Kurashige
patent: 5251303 (1993-10-01), Fogg, Jr. et al.
patent: 5367639 (1994-11-01), Sodos
patent: 5448702 (1995-09-01), Garcia, Jr. et al.

Affiliated with

Also associated with

Rating

Linear list based DMA control structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear list based DMA control structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear list based DMA control structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-606965