Boots – shoes – and leggings
Patent
1985-06-05
1988-08-16
Harkcom, Gary V.
Boots, shoes, and leggings
328160, G06G 716
Patent
active
047648929
ABSTRACT:
A linear output multiplier has two pairs of differentially connected multiplying transistors (T13, T14 and T15 T16). One value Vx to be multiplied is supplied to the differential inputs of differential amplifier 1 and converted to corresponding differential currents I1 and I2. These currents are supplied to semiconductor junctions which generate logarithmically distorted voltages representing the one value Vx which are applied to the control electrodes of the multiplying transistors. The second value Vy to be multiplied is supplied to the differential inputs of differential amplifier 2 and converted to corresponding differential currents I3 and I4. The outputs from amplifier 2 are connected respectively to the tail connections of the two differential pairs of multiplier transistors. The outputs of the multiplying transistors are cross-coupled to provide four quadrant multiplying functions. Zero signal offset errors due to device Vbe mismatch are corrected by injecting a current equal to the standing current of the differential amplifier 2 into the two outputs of the differential amplifier. This means that with zero differential input to the amplifier (Vy=0) no current flows through the multiplying transistors and the zero output condition is ensured. Furthermore, any residual errors for non-zero input signals are proportional to the applied input signal Vy. The injected currents are developed by an additional current source (T24, R24) and current mirror arrangement (T17, T18, T19, and T25).
REFERENCES:
patent: T886006 (1971-05-01), Nichols
patent: 3670155 (1972-06-01), Grobert
patent: 3689752 (1972-09-01), Gilbert
patent: 3838262 (1974-09-01), van de Plassche
patent: 4101842 (1978-07-01), Ohsawa
patent: 4156283 (1979-05-01), Gilbert
Proceedings of the IEEE, vol. 65, No. 12, Dec. 1977, pp. 1721-1723, IEEE. New York, US: S. Pookaiyaudom et al., "High-Performance Differential Quartets".
IEEE Journal of Solid-State Circuits, vol. Sc-3, No. 4, Dec. 1968, pp. 365-373, New York, US; B. Gilbert, "A Precise Four-Quadrant Multiplier with Subnanosecond Response."
Harkcom Gary V.
International Business Machines - Corporation
Poag Frederick D.
LandOfFree
Four quadrant multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Four quadrant multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Four quadrant multiplier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-604384