Horizontal phase locked loop system

Details Horizontal phase locked loop system Horizontal phase locked loop system

1987-02-09

1988-08-16

Groody, James J.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358158, H04N 504

Patent

active

047648104

ABSTRACT:
A horizontal phase locked loop includes a horizontal phase detector having a current source transistor with a pair of resistors connected across its base-emitter circuit. A switching transistor, supplied with an input signal during the vertical blanking interval, is coupled across one of the resistors for shorting out that resistor during the non-vertical blanking interval. The current from the source transistor is increased during the vertical blanking interval which increases the gain of the phase locked loop and eliminates the hook at the top of the raster when a video signal with phase errors during vertical is received.

REFERENCES:
patent: 4093963 (1978-06-01), Uchida

Affiliated with

Also associated with

Rating

Horizontal phase locked loop system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Horizontal phase locked loop system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Horizontal phase locked loop system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-603566