Boots – shoes – and leggings
Patent
1993-11-30
1997-07-01
Ngo, Chuong D.
Boots, shoes, and leggings
3647462, G06F 700, G06F 738
Patent
active
056445229
ABSTRACT:
A data processing apparatus for rounding an input number coded in a redundant bit form including a magnitude signal and a sign signal for each bit of the input number. A carry path control signal generator (372, 382) forms carry/borrow control signals for each bit of the input number from the corresponding magnitude signal and sign signal. A first borrow ripple unit (386) receives the carry/borrow control signals corresponding to a set of the least significant bits of the input number and a "0" borrow in signal for its least significant and generates a normal coded data signal and a borrow out signal for a most significant bit of this set of least significant bits. A second borrow ripple unit (376) receives the carry/borrow control signals corresponding to the most significant bits and a "1" borrow in signal for its least significant bit and generates a first rounded number having a normal coded data signal. The second rounded number generator includes a mask ripple unit (374) and a bit wise exclusive OR unit (378). A multiplexer (390) selectively outputs as a rounded output number either the first rounded number, the second rounded number or a third normal rounded number equal to one more than the first rounded number. This selection is based upon the normal coded data signal of said most significant bit of the set of least significant bits and the borrow out signal of this bit. In the preferred embodiment of this invention, the rounding unit is embodied in at least one digital image/graphics processor (71, 72, 73, 74) as a part of a multiprocessor (100) formed in a single integrated circuit used in image processing.
REFERENCES:
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4168530 (1979-09-01), Gajski et al.
patent: 4538239 (1985-08-01), Magar
patent: 4646257 (1987-02-01), Essig etal.
patent: 4665500 (1987-05-01), Poland
patent: 4692888 (1987-09-01), New
patent: 5036482 (1991-07-01), Saini
patent: 5040138 (1991-08-01), Maher, III
patent: 5144576 (1992-09-01), Briggs et al.
patent: 5170371 (1992-12-01), Darley
patent: 5185714 (1993-02-01), Nakayama
patent: 5197140 (1993-03-01), Balmer
patent: 5208770 (1993-05-01), Ito
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5239654 (1993-08-01), Ing-Simmons et aql.
patent: 5258943 (1993-11-01), Gamez et al.
patent: 5289398 (1994-02-01), Miyoshi et al.
Microprocessor Report, Slater, Michael, "IIT Ships Programmable Video Processor", vol. 5, No. 20, Oct. 30, 1991, pp. 1, 6-7, 13.
Moyse Philip
Simpson Richard
Donaldson Richard L.
Kesterson James C.
Marshall, Jr. Robert D.
Ngo Chuong D.
Texas Instruments Incorporated
LandOfFree
Method, apparatus and system for multiply rounding using redunda does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, apparatus and system for multiply rounding using redunda, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus and system for multiply rounding using redunda will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-602900