Semiconductor memory

Static information storage and retrieval – Addressing – Plural blocks or banks

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365236, 36523004, G11C 800

Patent

active

061082651

ABSTRACT:
A semiconductor memory comprises two banks each including a number of memory cells arranged in the form of a matrix having a plurality of rows and a plurality of columns, each of the banks having a plurality of data input/output lines extending in a column direction, so that the data input/output lines can sequentially accessed at a designated row address. The semiconductor memory also comprises a bank judgment circuit receiving an address signal for discriminating a first bank to be firstly accessed of the at least two banks, a row address counter for designating a row address at which the first bank is continuously accessed, and a bank switch circuit for switching access to a second bank to continuously access to the second bank after an access to the most significant column address in the first bank has been finished. Thus, a reading or writing operation is continuously executed for the first bank and the second bank by alternately accessing the first bank and the second bank.

REFERENCES:
patent: 5864505 (1999-01-01), Higuchi
patent: 6011745 (2000-01-01), Okamura

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-588757

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.