Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1999-03-02
2000-08-22
Bowers, Charles
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438424, 438221, H01L 2176
Patent
active
061071595
ABSTRACT:
A method for forming a STI structure is provided. The method contains sequenitially forming a pad oxide layer and a mask layer on a semiconductor substrate. Several trenches in the substrate through the mask layer and the pad oxide layer. The trenches has a wider trench and a narrower trench. A liner oxide layer is formed at each sidewall of the trenches in the substrate. A spacer is formed on each sidewall of the wider trench, in which the narrower trench simultaneously is filled with same insulating material. A conformal polysilicon layer is formed over the substrate, in which the wider trench is not completely filled yet. An insulating plug is formed to fill the wider trench. Using the insulating plug as an etching mask a portion of the polysilicon layer is removed by etching. As a result, a polysilicon pivot sidewall of the remaining polysilicon layer due to etching may occur. The polysilicon pivot sidewall is compensated with polysilicon. The mask layer and the pad oxide layer are removed, and a gate oxide layer is formed instead. During the formation of the gate oxide layer, a surface portion of the polysilicon layer is also oxidized so that the insulating plug and the spacer are merged through the oxidized portion of the polysilicon to form a round isolation structure.
REFERENCES:
patent: 4571819 (1986-02-01), Rogers et al.
patent: 4621414 (1986-11-01), Iranmanesh
patent: 5116779 (1992-05-01), Iguchi
patent: 5130268 (1992-07-01), Liou et al.
patent: 5719085 (1998-02-01), Moon et al.
patent: 5721172 (1998-02-01), Jang et al.
patent: 5795811 (1998-08-01), Kim et al.
patent: 5872043 (1999-02-01), Chen
patent: 5976950 (1999-11-01), DiSimmone et al.
patent: 6020230 (2000-02-01), Wu
Blum David S
Bowers Charles
Huang Jiawei
United Semiconductor Corp.
LandOfFree
Method for fabricating a shallow trench isolation structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a shallow trench isolation structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a shallow trench isolation structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-580404