Boots – shoes – and leggings
Patent
1993-12-15
1996-11-12
Lee, Thomas C.
Boots, shoes, and leggings
395480, 3642281, 3642517, 3642542, 364DIG1, G06F 1540
Patent
active
055749445
ABSTRACT:
A distributed memory I/O interface 10 is provided which allows a plurality of standard peripheral bus I/O controllers 101 to perform multiple transfer operations simultaneously and independently within a networked, distributed memory system 102. The interface 10 includes a peripheral interface 11 to the I/O controllers 101, a memory interface 12 to the distributed memory system 102, a system interface 13 to the processors of the distributed memory system 102, a caching circular buffer RAM 12, and an internal bus 105. The operations of the interface 10 are controlled by logical channels. Each logical channel comprises a channel context, which includes a set of parameters stored in buffer RAM 12 that specify among other things logical address space, a physical memory map, a RAM buffer segment, and a set of allowed transactions for use during channel operations. Data is staged through RAM segments which act as circular buffer caches within the channel's logical address space for sequential transfers, and as doubly-mapped shared memory for random access. The use of an intermediate logically contiguous address space and a caching circular buffer, and the methods by which the parameters in the logical channel context are referenced and modified by the components of the interface 10 allows for multiple I/O transfer operations to be active simultaneously and executed independently.
REFERENCES:
patent: 4484262 (1984-11-01), Sullivan
patent: 4774659 (1988-09-01), Smith et al.
patent: 4814979 (1989-03-01), Neches
patent: 4847830 (1989-07-01), Momirov
patent: 5007053 (1991-04-01), Iyer et al.
patent: 5111389 (1992-05-01), McAuliffe et al.
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5276826 (1994-01-01), Rau et al.
patent: 5379385 (1995-01-01), Shomler
patent: 5428758 (1995-06-01), Salsburg
patent: 5469566 (1995-11-01), Hohenstein
Design of the Standord DASH Multiprocessor, Daniel Lenoski et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
The Directory-Based Cache Coherence Protocol for the DASH Microprocessor, Daniel Lenoski, et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors, Kourosh Gharachorloo, Computer Systems Library, Stanford University, Mar. 1990.
The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor, Daniel Lenoski, Dec. 1991.
Convex Computer Corporation
Lee Thomas C.
Meky Moustafa Mohamed
LandOfFree
System for accessing distributed memory by breaking each accepte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for accessing distributed memory by breaking each accepte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for accessing distributed memory by breaking each accepte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-572848