Multi sub-channel adapter with single status/address register

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 304

Patent

active

044955642

ABSTRACT:
An improved adapter for a programmed control unit arranged to be operated in facilitating I/O operations between one or more I/O devices and a CPU through a channel. The improved adapter includes a local store which store has a hardware register dedicated to store device status and the associated address in connection with test I/O commands. Thus, in accordance with the method of the invention on receiving a status request the improved adapter responds immediately with a response indicating that the information is not immediately available, for example, a busy response. The improved adapter initiates an interrupt to the program control unit to obtain the requested status information, which is then stored in dedicated hardware registers of the local store. On the next subsequent test I/O command to the same address, the improved adapter responds with the status as read from the dedicated hardware register. In another aspect the invention provides an improved adapter which includes communication path means, for example hardware registers, passing data to and from the channel and attached devices, and a further hardware register of sufficient capacity to store a status word and an associated address. The adapter also includes a bus for transferring a status word and associated address from the attached control unit in response to a channel received command to the further hardware register and, control circuitry which is responsive to a subsequent status request and command associated with the associated address, for placing the status word from the further hardware register on the channel. The adapter supports both host or control unit initiated I/O status transfers, i.e. both synchronous and asynchronous.

REFERENCES:
patent: 3311889 (1967-03-01), Birmingham et al.
patent: 3596256 (1971-06-01), Alpert et al.
patent: 3673576 (1972-06-01), Donaldson, Jr.
patent: 3680054 (1972-07-01), Bunker et al.
patent: 3725864 (1973-04-01), Clark et al.
patent: 3833888 (1974-09-01), Stafford et al.
patent: 3902162 (1975-08-01), Parkinson et al.
patent: 3934232 (1976-01-01), Curley et al.
patent: 3997896 (1976-12-01), Cassarino et al.
patent: 4003033 (1977-01-01), O'Keefe et al.
patent: 4126897 (1978-11-01), Capowski et al.
patent: 4128883 (1978-12-01), Duke et al.
patent: 4170038 (1979-10-01), Bouvier
patent: 4245300 (1981-01-01), Kaufman et al.
patent: 4246637 (1981-01-01), Brown et al.
Microsystems, Inc., Micro 812 Communications Processor, Apr. 1970, pp. 1-14.
Steele & Mattson, Computer Design, Architecture of a Universal Communications Processor, Nov. 1973, pp. 63-68.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi sub-channel adapter with single status/address register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi sub-channel adapter with single status/address register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi sub-channel adapter with single status/address register will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-569846

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.