Self-testing logic with embedded arrays

Details Self-testing logic with embedded arrays Self-testing logic with embedded arrays

1991-09-04

1994-07-19

Harvey, Jack B.

Excavating

371 221, 371 27, G01R 3128

Patent

active

053316436

ABSTRACT:
Shift register latch scan strings employed in level sensitive scan design methodology for built-in circuit self-test are provided with bypassable portions which are made to serve effectively as address registers for arrays which are embedded in blocks of logic for which the scan strings are meant to provide pseudo-random excitation test data. Additionally, the bypassable portion of the scan strings is connected to an address stepper mechanism which insures complete coverage throughout the range of cell addresses within the array. This is accomplished through the utilization of a stepping counter or the utilization of an linear feedback shift register or similar mechanism. It thus becomes possible to insure that every cell address in the array is provided with known pseudo-random data at the beginning of a test and which is also capable of readily providing array cell content information at the end of the test and/or at various times during test.

REFERENCES:
patent: 3783254 (1974-01-01), Eichelberger
patent: 3961251 (1976-06-01), Hurley
patent: 4063080 (1977-12-01), Eichelberger
patent: 4503537 (1985-03-01), McAnney
patent: 4687988 (1987-08-01), Eichelberger
patent: 4688223 (1987-08-01), Matika
patent: 5150044 (1992-09-01), Hashizume et al.
"RAM Read/Write Controlles during Self-Test" by R. Doney, Research Disclosure, Aug. 1989 #304.
"Fast Array Test & Diagnosis" by J. Savir, IBM TDB, vol. 34, No. 6, Nov. 1991.
"Array Built-In Self Test with Diagnostic Logic" by T. Jaber, IBM TDB, vol. 34, No. 1, Jun. 1991.
"Built-In Self-Test of Arrays Embedded in Logic Chips" by H. Bakoglu, IBM TDB, vol. 33, No. 1B, Jun. 1990.
"Deterministic Array Self-Test" by M. Peterson, et al. IBM TDB, vol. 33, No. 1A, Jun. 1990.
Method to Access Individual Embedded Arrays via Tester . . . Built-In Self-Test by H. Bakoglu, IBM TDB, vol. 33, No. 1A, Jun. 1990.
"Built-In Self/Test of Logic in the Presence of Embedded/Arrays" by H. Bakoglu IBM TDB, vol. 33, No. 1B, Jun. 1990.
Built-In Self-Test Architecture by T. Jaber IBM TDB, vol. 21, No. 12, May 1990.
True Complement Write Through Modes for Arrays by H. Bakoglu, IBM TDB, vol. 32, No. 11, Apr. 1990
Algorithmic Pattern Generation at the Tester by J. Ellison TDM TDB vol. 32, No. 6A, Nov. 1989.
Random Pattern Test Strategy for Logic Surrounding Embedded Arrays by D. Forlenza, IBM TDB, vol. 31, No. 11, Apr. 1989.
Embedded Array Self-Test Simulator by J. Bedford, IBM TDB vol. 31, No. 8, Jan. 1989.
Single Logic Cell Test Latch for AC Testing of Embedded Arrays by K. Torku, IBM TDB vol. 29, No. 3, Aug. 1986.
Embedded Array Test with ECIPT by O. Harstmann, IBM TDB, vol. 28, No. 6, Nov. 1985.
Specification of Device Isolation Requirements by operation by D. Pruden, IBM TDB vol. 28, No. 3, Aug. 1985.
Testing Logic Branch of Embedded Array Input Circuits with Limited Number of Inputs/Outputs by K. Daghir, IBM TDB vol. 27, No. 10A, Mar. 1985.
Demultiplexer Circuit for Testing Embedded Arrays by D. Omet, IBM TDB vol. 27, No. 4A, Sep. 1984.
Testing of Personalized Embedded Arrays by S. Guilioni IBM TDB vol. 26, No. 12, May 1984.
Auto-Incrementing Arrays for Data Collection & Initialization by B. McGilvray, IBM TDB, vol. 26, No. 7A, Dec. 1983.
Dynamic Testing of Multiple Embedded Arrays . . . with Limited I/O Capability by M. Shen, IBM TDB vol. 26, No. 7B, Dec. 1983.
Logic-Array Isolation for Testing by P. Goel IBM TDB vol. 23, No. 7A, Dec. 1980.
Forced Test Path Signal for Testing Embedded Arrays by A. Blum, IBM TDB vol. 22, No. 11, Apr. 1980.
Test Generation Sys for Mixed Technologies by E. Hsieh IBM TDB vol. 22, No. 8A, Jan. 1980.
Testing Embedded Arrays by R. Prestopnik IBM TDB, vol. 22, No. 8A, Jan. 1980.
Array Latch Model for Automatic Test Generation by N. Guydosh IBM TDB, vol. 22, No. 4, Sep. 1979.
Audit Check for Memory Testing by R. Bower, IBM TDB, vol. 21, No. 2 Jul. 1978.
Random Test Patterns to Logic Surrounding Embedded Arrays by P. Goel, IBM TDB vol. 20, No. 6, Nov. 1977.
Circuit Network Test by E. Muehldorf, IBM TDB, vol. 20, No. 1, Jun. 1977.
Self-Test of Random Access Memories by P. Bardell IBM TDB, vol. 26 No. 1, Jun. 1983.
Test Generation for VLSI Chips with Embedded Memories by E. Vida-Torku, IBM Journal of Res & Devel., vol. 34, No. 2/3, Mar./May 1990 pp. 276-288.

Affiliated with

Also associated with

Rating

Self-testing logic with embedded arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-testing logic with embedded arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-testing logic with embedded arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-526113