Multi-dimensional structured computer system

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364DIG1, 364229, 3642293, 3642294, 364240, 3642404, 36424294, 364284, 3642843, 3642844, 370 161, 370 8515, 370 8512, 371 112, 371 206, 34082505, G06F 1300

Patent

active

053415043

ABSTRACT:
A plurality of processors have a plurality pairs of input ports and output ports, and are constituted in a looped manner by connecting the output ports and the input ports of the same pairs of any number of processors. A transmission system is formed in which the data on the same loop is allowed to flow and the data that is required is transferred to different loops, so that the data flows through the loops and across the loops to reach a predetermined processor. The system is formed of a first group of looped transmission lines, a second group of looped transmission lines that are arranged to intersect said first group of looped transmission lines, transmission lines that couple said intersecting transmission lines together, and a data processing and controlling unit that controls the transmission of data among the transmission lines and that processes the data.

REFERENCES:
patent: Re33521 (1991-01-01), Mori et al.
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3731002 (1973-05-01), Pierce
patent: 4048446 (1977-09-01), Hafner et al.
patent: 4159470 (1979-06-01), Strojny et al.
patent: 4177514 (1979-12-01), Rupp
patent: 4195351 (1980-03-01), Barner et al.
patent: 4247892 (1981-01-01), Lawrence
patent: 4271511 (1981-06-01), Manber et al.
patent: 4276643 (1981-06-01), Larrie et al.
patent: 4287592 (1981-09-01), Paulish et al.
patent: 4354267 (1982-10-01), Mori et al.
patent: 4399531 (1983-08-01), Grande et al.
patent: 4527270 (1985-07-01), Sweeton
patent: 4538264 (1985-08-01), Bahr et al.
patent: 4561088 (1985-12-01), Champlin et al.
patent: 4594709 (1986-06-01), Yasue
patent: 4622632 (1986-11-01), Tanimoto et al.
patent: 4644496 (1987-02-01), Andrews
patent: 4686330 (1987-08-01), Hourton
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4872165 (1989-10-01), Mori et al.
Wittie, Larry D., "Communication Structures for Large Networks of Microcomputers", IEEE Transactions on Computers, vol. C-30, No. 4, Apr. 1981, pp. 264-273.
Feng, Tse-yun, "A Survey of Interconnection Networks," Computer, IEEE, Dec. 1981, pp. 5-20.
Snyder, Lawrence, "Introduction to the Configurable, Highly Parallel Computer," Computer, IEEE, Jan. 1982, pp. 47-56.
Ihara, Hirokazu et al., "Highly Reliable Loop Computer Network System Based On Autonomous Decentralization Concept," FTCS 12th Annual International Symposium Fault.
Tolerant Computing, IEEE, Jun. 22-24, 1982; pp. 187-194.
Mori, Kinji et al., "Autonomous Decentralized Loop Network," 24th IEEE Computer Society International Conference Compcon 82, Feb. 22-25, 1982; pp. 192-195.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-dimensional structured computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-dimensional structured computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-dimensional structured computer system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-509712

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.