1987-06-24
1988-06-14
James, Andrew J.
357 20, 357 90, H01L 2980, H01L 2908
Patent
active
047515562
ABSTRACT:
Junction field effect transistor, specifically a static induction transistor, and method of fabricating. A low resistivity N-type surface layer is formed at the surface of a high resistivity N-type epitaxial layer which has been grown on a low resistivity N-type substrate of silicon. The surface of the surface layer is coated with silicon dioxide and portions of the silicon dioxide layer are removed to expose alternating gate surface areas and source surface areas. P-type conductivity material is diffused into the silicon from the gate surface areas to produce zones of graded concentration. The difference in concentration of N-type conductivity imparting material in the surface layer and in the remainder of the epitaxial layer causes the resulting P-type gate regions to extend laterally toward each other so as to produce narrow channel regions at a depth beyond the surface layer while limiting the lateral extensions of the P-type gate regions adjacent to the surface. The device exhibits both high voltage gain and low gate capacitance.
REFERENCES:
patent: 4041517 (1977-08-01), Fuse et al.
patent: 4223328 (1980-09-01), Terasawa et al.
Bencuya Izak
Cogan Adrian I.
GTE Laboratories Incorporated
James Andrew J.
Keay David M.
Lamont John
LandOfFree
Junction field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Junction field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Junction field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-508144