Boots – shoes – and leggings
Patent
1991-05-17
1994-08-23
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1560
Patent
active
053413083
ABSTRACT:
Circuit partitioning methods are enhanced by more accurately accounting for circuit nets which include connections external to the circuit being partitioned. The user can also prohibit movement of any circuit element or cell which the user does not want to have moved. The user can also prevent splitting of any net or set of cells which the user does not want to have split. The balance requirement of prior art methods is modified to allow circuit element moves which imbalance the partition. However, balance is ultimately restored by further circuit element moves.
REFERENCES:
patent: 3617714 (1971-11-01), Kernighan et al.
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5113352 (1992-05-01), Finnerty
patent: 5187784 (1993-02-01), Rowson
"A Class of Min-Cut Placement Algorithms" by M. A. Breuer et al.
B. W. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs", The Bell System Technical Journal, Feb. 1970, pp. 291-307.
D. G. Schweikert and B. W. Kernighan, "A Proper Model for the Partitioning of Electrical Circuits", Proceedings of the 9th Design Automation Workshop, 1979, pp. 57-62.
C. M. Fiduccia and R. M. Mattheyses, "A Linear-Time Heuristic for Improving Network Partitions", 19th Design Automation Conference, 1982, pp. 241-247.
B. Krishnamurthy, "An Improved Min-Cut Algorithm for Partitioning VLSI Networks", IEEE Transactions on Computers, vol. C-33, No. 5, May 1984, pp. 438-446.
Altera Corporation
Jackson Robert R.
Trans Vincent N.
LandOfFree
Methods for allocating circuit elements between circuit groups does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for allocating circuit elements between circuit groups, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for allocating circuit elements between circuit groups will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-507513