Boots – shoes – and leggings
Patent
1994-03-29
1995-09-05
Harrell, Robert B.
Boots, shoes, and leggings
364DIG1, 364DIG2, 3642434, 36424341, 364964, 3649642, 36496427, G06F 1216
Patent
active
054487072
ABSTRACT:
An apparatus for protecting the data in a local register cache during calls and returns that cross subsystem boundaries. The left most bit of a shift register is set to a 1 if a "set boundary bit" instruction is detected. A subsequent PUSH instruction shifts the shift register right one bit. A POPTOS1 instruction in the instruction flow signifies an intra-subsystem return and causes the leftmost bit of the shift register to be checked to see if it is a zero. A protection fault is signalled upon the condition that the leftmost bit is not equal to zero. The shift register is shifted left one bit upon the condition that a POPSTOS 2 instruction is detected. A POPSUB1 instruction detected in the instruction flow signifies an inter-subsystem return and causes the leftmost bit of the shift register to be checked to see if it is a one. A a protection fault is signalled upon the condition that the leftmost bit is not equal to zero. The register is shifted left one bit upon the condition that a POPSTOS 2 instruction is detected in the instruction flow.
REFERENCES:
patent: 4041462 (1977-08-01), Davis et al.
patent: 4438492 (1984-03-01), Harmon, Jr. et al.
patent: 4488227 (1984-12-01), Miu et al.
patent: 4586130 (1986-04-01), Butts, Jr. et al.
patent: 4811208 (1989-05-01), Meyers et al.
patent: 4916660 (1990-04-01), Takahashi
patent: 4961135 (1990-10-01), Uchihori
patent: 5023828 (1991-06-01), Grundmann et al.
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5157777 (1992-10-01), Lai et al.
patent: 5210874 (1993-05-01), Karger
patent: 5214786 (1993-05-01), Watanabe et al.
patent: 5276882 (1994-01-01), Emma et al.
"Digital Systems: Hardware Organization and Design 2nd ed." Hill et al. 1978 pp. 512-517.
"Modern Electronic Circuits Reference Manual" Markus 1980 p. 540.
Hinton Glenn J.
Tiwary Gyanendra
Harrell Robert B.
Intel Corporation
Lamb Owen L.
LandOfFree
Mechanism to protect data saved on a local register cache during does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism to protect data saved on a local register cache during, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism to protect data saved on a local register cache during will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-480496