Decoding circuit for functional block

Details Decoding circuit for functional block Decoding circuit for functional block

1988-06-14

1990-11-20

Hecker, Stuart N.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

365 68, 36523008, 365231, 307449, G11C 700, G11C 800, G11C 802

Patent

active

049723804

ABSTRACT:
An address decoding circuit for a functional block comprises branch portions serially connected with each other, in which a selecting signal is outputted on one of two output portions in accordance with the first bit information of an address signal when a selecting signal is applied to the first stage branch portion. The second stage output portion, to which the selecting signal is applied, outputs a selecting signal on one of two output portions in response to the second bit information of the address signal, in accordance with the selecting signal. Thereafter, each branch portion of the third to last stages outputs a selecting signal on one of two output portions in response to respective contents of the third bit to last bit of the address signal in accordance with the selecting signal applied from the preceding stage. By this selecting signal, a memory cell as a functional block portion is selected and is activated.

REFERENCES:
patent: 4104735 (1978-08-01), Hofmann et al.
patent: 4725742 (1988-02-01), Tachimori et al.
patent: 4845678 (1989-07-01), van Berkel et al.
patent: 4862417 (1989-08-01), List

Affiliated with

Also associated with

Rating

Decoding circuit for functional block does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoding circuit for functional block, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding circuit for functional block will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-459196